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ABSTRACT OF DISSERTATION 
 
 
SiC Based Solid State Power Controller 
 
 
The latest generation of fighter aircraft utilizes a 270Vdc power system [1]. Such 
high voltage DC power systems are difficult to protect with conventional circuit breakers 
because the current does not automatically go to zero twice per cycle during a fault like it 
does in an AC power system and thus arcing of the contacts is a problem. Solid state 
power controllers (SSPCs) are the solid state equivalent of a circuit breaker that do not 
arc and which can respond more rapidly to a fault than a mechanical breaker [2]. Present 
SSPCs are limited to lower voltages and currents by the available power semiconductors 
[8,9]. This dissertation presents design and experimental results for a SSPC that utilizes 
SiC power JFETs for the SSPC power switch to extend SSPC capability to higher 
voltages and currents in a space that is smaller than what is practically achievable with a 
Si power switch. The research started with the thermal analysis of the SSPC’s power 
switch, which will guide the development of a SiC JFET multi-chip power module to be 
fabricated by Solid State Devices Inc. (SSDI) using JFETs from SiCED and/or Semisouth 
LLC. Multiple multi-chip power modules will be paralleled to make the SSPC switch. 
Fabricated devices were evaluated thermally both statically and dynamically and 
electrically both statically and dynamically. In addition to the SiC module research a 
detailed design of the high voltage SSPC control circuit capable of operating at 200ºC 
was completed including detailed analysis, modeling and simulations, detailed schematic 
diagrams and detailed drawings. Finally breadboards of selected control circuits were 
fabricated and tested to verify simulation results. Methods for testing SiC JFET devices 
under transient thermal conditions unique to the SSPC application was also developed. 
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Chapter1 Introduction  
 
1.1 Background 
 
Solid state power controllers (SSPC) were developed for power management and 
fault protection for aircraft power system applications [1,7]. They were first developed 
for the aircraft’s 28Vdc power system, then for the aircraft with 115Vrms 400Hz power 
systems and are now under development for 270Vdc aircraft power systems. Modern 
aircraft have complex advanced electrical power systems that require the use of an 
electrical load management system [1,2]. A load management system allows the aircraft 
power system to make critical decisions as to which loads at any given time are mission 
critical, flight critical, and non-critical. The SSPC is a critical technology required to 
implement an electrical load management system [1,7]. 
In an aircraft electrical power system, the most dangerous fault is a short circuit. 
During a short circuit, fault the current will instantaneously increase to a value at least 10 
times the rated current, a value which will cause damage to the electrical power system 
components.  This includes overheating the power system wiring causing insulation 
degradation which in turn can cause arcs and arc propagation in the wiring harnesses [4]. 
The damage caused by such faults is minimized by turning off the fault current quickly 
once the fault has been detected. Faults in DC aircraft electrical power systems are 
especially hard to protect against since the fault current never goes to zero as it does 
twice per cycle in an AC system [2]. With advanced solid state device and package 
technology, solid state power controllers (SSPCs) can be developed for DC power 
systems with a turn off time that limits the energy dissipated in the wiring during a fault. 
This is accomplished by designing the SSPC to turn off at a chosen  
 
∫ ∝ Energydtti 2)(  
 
called an I2T trip curve. A typical constant I2T trip curve is shown in Figure 1.5. 
This dissertation describes research done to develop a SSPC for a 270Vdc aircraft 
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electrical power system. As shown in Figure1.1, the SSPC is put between the generator 
and the load to protect the circuitry from faults. The SSPC which is the object of this 
dissertation will protect against an over current that exceeds a specified maximum value, 
an over I2T if the fault current is between the rated current and the specified maximum 
value, or an over temperature of the SSPC’s main semiconductor switch by turning off 
the current (tripping). Thus the SSPC is essentially a smart solid-state circuit breaker 
which has the ability to sense current and will trip if the SSPC’s current exceeds a current 
versus time curve. The developed SSPC can also be controlled by an external electrical 
signal. If the SSPC trips due to a fault it can be reset using the electrical input or a manual 
switch. 
In the SSPC, a power semiconductor is used to turn the power being controlled on 
and off. The characteristics of the power semiconductor used determine the maximum 
current rating, power dissipation and minimum response time of the SSPC. MOSFET 
technology is currently used in lower current and voltage SSPCs such as DDC’s SSP-
21116 rated at 100V maximum with a 15 A current capability for use in 28V aircraft 
power systems [6,8,9]. Since available MOSFETs use Silicon (Si) they have limitations, 
such as high on resistance at high voltages and temperatures, high power dissipation at 
high temperature, a maximum 125 °C working temperature, etc.  
Compared to Si, Silicon Carbide (SiC) has a number of advantages including 
lower on-resistance for a given chip area at high voltage and 200°C capability. A more 
detailed comparison between Si and SiC is given in section 1.3.  In this research, the SiC 
JFET was chosen for the main power switching device in the SSPC to significantly 
improve the performance of SSPCs for use in 270Vdc aircraft power systems. 
Aircraft 
 
 
Generator 
 
SSPC
Load 
 
Figure 1.1 Illustration of an aircraft DC electrical power system with a SSPC 
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1.2  Literature Review 
 
Conventional aircraft electrical power systems have used fuses, circuit breakers, 
and relays for circuit protection and control. The SSPC is an alternative to the 
conventional electromagnetic circuit breaker that uses a power semiconductor switch to 
protect the circuit. The solid state nature of these devices means there are no moving 
parts so that the SSPC’s lifetime is much longer than a conventional electromagnetic 
circuit breaker’s lifetime. Thus the SSPC improves the aircraft power system’s reliability. 
The SSPC has the additional advantages that it has much faster response time and is less 
susceptible to vibrations [1,7].  
Presently, SSPCs are most widely used in 28Vdc aircraft power generation and 
distribution applications. For example, the aerospace industry uses SSPCs built to various 
military specifications (Mil. Specs.) to control cabin lighting and temperature onboard 
aircraft [6]. SSPCs with digital interfaces are used to control 28 VDC loads, such as 
pumps, valves, lights, actuators, fans, to protect wiring harnesses and loads from fire due 
to wire shorts or insulation failures, and to monitor load operation and health [3-6]. 
Present research on SSPCs has focused on the stability analysis of aircraft power 
systems with SSPCs and how to increase the current and voltage ratings of SSPCs [1-9].  
In this research the power semiconductor of choice for the main power switch has been 
the Si power MOSFET. As discussed before, the current and voltage capability of SSPCs 
using Si power MOSFETs is limited by the electrical properties of the Si. 
 
1.3 SiC Versus Si 
 
There are a number of benefits obtained by employing a SiC power 
semiconductor for the SSPC’s main power switch. Silicon Carbide is a new 
semiconductor material with a much higher breakdown electric field than Si due to its 
higher energy gap and a material with a higher thermal conductivity than Si [18]. A 
comparison of the electrical properties of SiC and Si is given in Table 1.1. The 
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performance advantages of SiC over Si in power electronics applications include lower 
resistance devices for the same area due to its higher breakdown electric field, higher 
junction temperature operation, and thus higher case temperature operation [19]. 
 
Table 1.1 Electrical and material properties of Si, and SiC at room temperature unless 
otherwise noted [19] 
 
Silicon Carbide has a higher energy gap compared to Si, which gives it the 
advantage of significantly lower reverse leakage currents, especially important at high 
temperatures, compared to Si. Thus SiC can operate at higher junction temperatures. The 
higher energy gap of SiC compared to Si gives it the advantage of a much higher 
breakdown electric field compared to Si, while giving it the disadvantage that its forward 
p-n junction voltage drop is much greater than that for Si. Thus SiC device research to 
date has concentrated on devices that do not have a p-n junction, such as field effect 
transistors and Schottky diodes. It is junction field effect transistors that were applied in 
this research. 
In power applications, an important consideration is the maximum junction 
temperature at which the device can operate. Figure 1.2 shows the maximum junction 
temperature of Si, SiC in the near term, and SiC in the far term. As Figure 1.2 shows, 
research results to date indicate that SiC has the potential to operate at temperatures as 
high as 400°C. In the near term, packaging considerations will limit SiC device junction 
temperatures to values more like 250°C. This is a significant improvement over Si's 
Material property Si SiC 
Electron mobility = 　e  
(at 150 oC and 600 V)  (cm2/V.sec) 576 148  
Breakdown electric field = E max   
(V/cm) 3 x 10
5 1.9 x 106 
Dielectric constant = 　r 11.7 9.66 
Built in potential (Schottky) = Vbs   
(Volt) 0.5 1.1 
Built in potential (junction) = Vb   
(Volt) 0.7 2.1 
Thermal conductivity = KT   W/(cm 
.C) 1.45 4.56 
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maximum junction temperature of 150°C. In addition, a SiC device operating at a 
junction temperature of 250°C, which is significantly lower temperature than its 
theoretical maximum, should be more reliable than a corresponding Si device at 
operating at a junction temperature of 150°C [19]. High thermal stress is a leading cause 
of semiconductor failures. 
 
0
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Figure 1.2 Comparison of the Maximum Semiconductor Operating Junction Temperature  
for Si, Near Term SiC and Far Term SiC. 
 
Typical thermal requirements for a system employing power semiconductors are 
shown in Fig 1.3. As shown, this thermal system is constrained by the maximum junction 
temperature of the device and the maximum ambient temperature. The difference 
between these two temperatures is the allowed temperature rise. This temperature rise in 
turn constrains the product of the system's thermal resistance and the power dissipated in 
the power semiconductor. The total temperature rise is made up of two main parts. The 
first part is the temperature drop across the device itself. The thermal conductivity of SiC 
is about 4.5 W / (cm °C) compared to silicon's 1.5 W / (cm °C). This means that a SiC 
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device with the same dimensions as a Si device and with the same power dissipated in it, 
will have 1/3 the temperature rise in the device compared to its Si counter part. Because 
the resistance of a SiC device for the same voltage rating is less than that of Si, the power 
dissipated in a SiC device whose size is equal to that of the Si device will be less than the 
Si device's power dissipation resulting in lower temperature rise in the SiC device. This is 
illustrated in Fig 1.3, where the thermal performance of a Si device is compared to that of 
a near term SiC device and a far term SiC device. 
ambient
junction
case
Si
90C
150C
100C
T
ambient
junction
case
SiC (near term)
90C
250C
240C
T
ambient
junction
case
SiC (future)
90C
400C
390C
T
 
Figure 1.3  Performance Comparison for Si and SiC Technologies 
 
For the work proposed here, it is the near term SiC case that is of greatest interest. 
In a typical application the maximum ambient temperature is around 90 °C. For a Si 
design, the maximum junction temperature is 150 °C and there is typically a 50 °C 
temperature drop from the device's junction to its case when it is operating at high power. 
This leaves only a 10 °C temperature rise from the ambient to the case of the device. 
Thus in such high power applications, the ambient is a liquid in order to keep the ambient 
to case temperature rise to this low value. 
For a SiC design the maximum junction temperature in the near term is 250 °C. 
Because of the SiC device's higher thermal conductivity and its lower losses, it should be 
possible to design the thermal system so there is a 10 °C temperature drop from the 
device's junction to its case when it is operating at high power. This now leaves a 150 °C 
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temperature rise from the ambient to the case of the device. This means that the thermal 
resistance from the ambient to case for the SiC device can be 15 times greater than that 
for the Si device. This results in the opportunity to cool the SiC device with air instead of 
a liquid in high power applications. This is a large system advantage since it eliminates 
the liquid, liquid cooling hardware, a pump, and heat exchangers. This potential 
advantage is an important factor for the more electric aircraft. 
 In the case of the SSPC, the maximum aircraft structure temperature is 121°C and 
the aircraft structure is the final ambient the heat generated by the SSPC power 
semiconductors must flow to. Thus the picture in Figure 1.3 must be modified as shown 
in Figure 1.4. Note that the maximum junction temperature of the SiC power 
semiconductor has been chosen to be 225°C rather than 250°C to be conservative. For 
this SSPC application the temperature rise of the Si device from its junction to the aircraft 
surface is only 29°C while the temperature rise of the SiC device from its junction to the 
aircraft surface is 104°C. The increased available temperature rise of the SiC device 
combined with its roughly 3 times greater thermal conductivity compared to Si makes a 
270VDC SSPC feasible in a reasonable package size with SiC power devices while it is 
not feasible with Si devices. 
 
ambient 
junction 
Si 
121C 
150C 
T 
ambient
junction 
case 
SiC (near term)
121C 
225C 
175C 
T 
case TBD 
 
Figure 1.4 SSPC Performance Comparisons for Si and SiC Technologies 
 
The maximum current requirement of the SSPC is shown in Fig 1.5. This 
specification has three regions or boundaries. In the first, if the current exceeds 10 times 
the SSPC’s rated current the SSPC turns off immediately. In the second region the current 
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is above the SSPC’s rated current but less than 10 times its rated current. In this region 
the SSPC turns off once the integral of the current above the SSPCs rated current squared 
exceeds a specified value.  
 
( )
max
222 )( TIdtItiTI
rateIi
rate ≥−= ∫
>
 
 
The specified maximum value of this integral is called the I squared T (I2T) rating of the 
SSPC. In the third region, currents below the SSPC’s rating, the SSPC must operate 
continuously. Any current above the SSPC’s rated current is called a fault current. 
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Figure 1.5 Specified SSPC over current requirement 
 
Figure 1.6 and 1.7 show the comparison between a Si power switching device and 
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a SiC power switching device. Preliminary calculations show that a single SiC power 
module with 8 600V chips can work at 270V and 96A rated current with a 129C 
temperature rise from the aircraft structure to the SiC junction. For similar performance 8 
Si power modules with a total of 64 chips with the same area as the SiC chips in parallel 
to work at 270 volts and 100A rated current with a 29C rise from the aircraft structure to 
the Si junction. Thus a silicon carbide (SiC) based solid-state power controller (SSPC) 
has smaller size and thus weight where high voltage and current are required. 
 
Figure 1.6 SiC power module 270 VOLTS, 64 TO 96 AMPERES, +200°C 
 
Figure 1.7 Si Power module 270 VOLTS, 100 AMPERES, +125ºC 
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1.4  Conventional Electromagnetic Breaker versus SSPC 
 
Figure 1.8 shows the structure of a conventional electromagnetic circuit breaker 
which uses the following principles of operation: 
1 Current flowing through the circuit heats the bimetallic current sensor (I2T 
calculation), causing it to bend.  
2 When the amount of bending exceeds a limit, the armature is released and a spring 
forces the contacts to open. The load current also flows through a magnetic current 
sensor (coil) which creates a magnetic field that will trip the armature faster than the 
bimetal strip can respond when very large currents flow. 
3 When the contacts open, an arc will be generated that is dissipated in the arc 
channel. This opening to the outside prevents pressure buildup inside the breaker's 
case.  
The conventional circuit breaker's performance is limited by: 
1 Slow response time of bimetal current sensors. 
2 Mechanical tolerances that affect both the thermal and the magnetic trip limits. 
3 Inability to differentiate between arcing and normal start up transients due to large 
motors or incandescent lamps.  
4 Mechanical DC switches have arc-extinguishing capabilities built into them that 
are not required in solid state devices. 
 
In contrast, the SSPC using silicon carbide FET technology allows the SSPC to 
respond much more quickly to true circuit overload conditions. By opening the circuit in 
a fraction of a second after detecting an overload, the SSPC significantly reduces the 
chance for damaging the circuitry being protected. Moreover, advanced aircraft power 
systems are using 270VDC power instead of the conventional 400 Hz aircraft power. The 
270VDC power is more difficult to switch than conventional 400 Hz because of arcing 
associated with DC Switching. Solid state devices are desirable for this type of switching 
because they are able to perform arc-less switching [4]. 
Although the SSPC offers many advantages over conventional electromagnetic 
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circuit breaker, it also has some disadvantages. The major disadvantage is its cost which 
is much higher than its conventional counterpart, especially if a SiC power 
semiconductor is used.  
 
 
Figure 1.8 Conventional thermal/magnetic circuit structures 
 
1.5 Summery of SSPC Requirements 
 
Solid State Power Controllers (solid state circuit breakers) use electronic 
components (semiconductor devices) to monitor and control current levels rather than 
simple electrical devices. These elements are much more precise, and they shut down the 
circuit more quickly. The SSPC consists of the main JFET switch, current sensor, gate 
drive, bias power supply, control section, and the communications section. In the control 
section, there is a detection system designed to detect over-current, exceeded I2T 
conditions, and over-temperature of the SSPC switch. The over-current and exceeded I2T 
detection protects the external circuit while the over-temperature detection protects the 
SSPC’s power switching device. 
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Figure 1.9 Block diagram of the SSPC. 
A thermal analysis of the SSPC’s power switch has been used to specify the SiC 
JFET switch.  The results show that multiple multi-chip power modules in parallel are 
required to make the SSPC switch. Representative experimental SiC JFET chips have 
been evaluated thermally both statically and dynamically and electrically both statically 
and dynamically. A detailed design of a high voltage SSPC control circuit capable of 
operating with a 121°C mounting surface temperature and a 225°C maximum junction 
temperature has been completed including detailed analysis, modeling and simulations, 
detailed schematic diagrams and detailed drawings. Finally breadboards of the control 
circuits have been fabricated and tested to verify simulation results. 
 
Chapter2 SSPC Circuit Design 
 
2.1 Introduction 
 
To experimentally verify the SSPC design methodology Si devices were used first 
to develop the test methods for characterizing the SiC JFETs thermally and to emulate the 
SiC JFET in the SSPC functional tests. This was done because of the limited availability 
of SiC devices and their high cost compared to Si devices. Also, the thermal performance 
of Si devices is available in their specification and this information can be used to verify 
the thermal models and measurement methods developed. Once the modeling and the 
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measurement method are correct for Si devices they can be applied to SiC devices. 
The functional block diagram of the SSPC is shown in Figure 2.1. The 
identification and sizing of the power components can be performed independently of the 
design and analysis of the control circuits.  
 C urrent S ens or
Isolated 
G ate D rive Buffer
I
V DS
I2 O ver I2T  
O ver Imax
Imax
Ira te
O ver T em p
Latc h 
O utp ut 
Sw itch 
on/off
F au lt / 
n o fault
Input 
on/off 
L ockou t 
enab le 
res et 
P re-
regulator 
R egulator 
15V
10V
5V 
28V  
28V  / n o 
28V  
270Vdc 27 0Vdc 
R  
S  
Q  
 
Figure 2.1 SSPC Functional Block Diagram 
 
As stated previously and shown in Fig. 2.1, the SSPC shuts down if the I2T of the 
current exceeds a maximum value, the current exceeds a maximum value, or if the main 
semiconductor switch’s temperature exceeds a maximum value. The I2T quantity is a 
measure of the heat energy developed within a circuit during a fault. It can be expressed 
as "melting I2T", "arcing I2T" or the sum of them as "clearing I2T". "I" stands for 
effective let-through current (RMS), which is squared, and "T" stands for time of opening, 
in seconds.  
One of the research goals was to implement all of the SSPC circuit functions with 
components capable of operation at 200°C. This meant that a microprocessor could not 
be used to implement the control functions and in particular could not be used to compute 
the I2T of the fault current. Thus the value of I2T and all of the other control functions 
needed to be implemented using the available high temperature analog circuit 
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components.  
 
2.2 SSPC System Design and Design Results 
 
2.2.1 Overview of the SSPC Design 
 
Figure 2.2 shows a Spice model of the SSPC using conventional Si MOSFETs for 
the power switch. 
 
Control Section 
 
Figure 2.2 Basic SSPC model with showing its basic subsystems. 
 
The power section (in the orange box) contains the electrical model of the power 
FET, continuous and surge loads, current, and temperature measurements. The control 
section (in the green box) contains the I2T computation, thermal shutdown, over-current 
shutdown, fault store, and reset logic. The thermal model of the power MOSFET (in the 
blue box) predicts the temperature at various locations in the power FET to insure the 
FET did not become too hot. The modeling and simulation focused initially on a Si power 
switch, and once the Si results were satisfactory, then applied to SiC FETs. The control 
section was designed using available 200°C electronic components though the 
breadboard circuit was implemented with conventional (low temperature) electronics. 
The model in Figure 2.2 is setup such that the load fault current is 300A. The simulation 
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results are shown in Figure 2.3 where the SSPC current and the power switch’s junction 
temperature are shown. The labeled orange trace is the Si MOSFET;s junction 
temperature and the red (square) trace is the load current. At time = 10msec, the fault 
occurs and the load current is approximately 300A. After 83msec, the I2T value exceeds 
its maximum allowed value and the power FET is turned off and the fault is latched 
keeping the FET off. At time = 100msec, the SSPC is reset manually and the fault 
resumes. A second shutdown occurs at 134msec with the fault being latched again due to 
the MOSFET’s junction temperature exceeding its maximum value. The simulation 
results verify two of the SSPC’s fault protection features. 
 
Figure 2.3 SSPC Simulation demonstrating the I2t and thermal shutdown 
 
2.2.2 Gate Drive Design  
 
The Gate Drive circuit for the SSPC provides the required isolated interface 
between the ground referenced power switch on / off control command and the high side 
SiC JFET. The Gate Drive circuit is a high side driver that uses a push-pull topology to 
transmit pulse waveforms through pulse transformers to transmit signals from the control 
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ground reference to the SiC JFET’s source reference. When the SSPC control issues an 
Off command, the gate drive circuitry pulls the gate-to-source voltage of the JFET to – 
40Vdc to turn off the JFET. When the SSPC control issues an On command, the gate 
drive circuitry pulls the JFET’s gate to source voltage to 0Vdc to turn on the JFET. Like 
the rest of the SSPC control circuits the gate drive design is constrained by the goal that it 
be constructed out of components capable of operation at 200°C. 
As shown in Fig. 2.4, the gate drive circuit consists of three parts, the pull up 
circuit, the isolated gate power circuit and the pull down circuit. The isolated gate power 
circuit produces an isolated 40 V dc voltage. Both the pull up circuit and the pull down 
circuit operate depending on the input command signals Q and not Q (Qbar). The Q and 
Qbar signals come from a R/S latch that stores the state of the main power switch and 
thus if a fault has occurred, If the switch is commanded Off etc. When Q is high and Qbar 
is low, one of the MOSFETs in the pull up circuit is on to essentially short the SiC JFET’s 
gate and source turning the SiC JFET on. The two MOSFETs in the pull up section 
perform the logic OR function in that one or the other is on depending if the output of the 
pulse transformer driving these MOSFETs is positive or negative. Thus if the pull up 
pulse transformer’s primary is being pulsed the JFET is turned on. If the pull up pulse 
transformer’s primary is not being pulsed both pull up MOSFETs are off. When Qbar is 
high and Q is low, one of the MOSFETs in the pull down circuit is on connecting the SiC 
JFET’s gate to -40 V relative to its source. In this way, the voltage between the SiC 
JFET’s gate and source is either zero volts or -40 V, turning it on or turn off. 
The SiC JFET switch for a 30A SSPC has about a 90 nF of gate to source 
capacitance which is denoted Cgs in the equivalent circuit in Figure. 2.4. There is a 
capacitor named C1 in Figure. 2.4 and 2.5 across the output of the isolated gate power 
circuit that generates the isolated 40 V DC voltage. When the initial voltage on Cgs is 
zero volts and the voltage on C1 is 40 V, the SiC JFET can either remain on or turn off 
depending on the values of Q and Qbar. If Q is high, one of the pull up MOSFETs is on 
as shown in Figure 2.5 and the SiC JFET remains on. If the initial voltage on Cgs is -40V 
it will discharge to zero through the gate resistor turning on the SiC JFET. 
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Figure 2.4 SSPC Gate Drive Schematic 
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Figure 2.5 Equivalent circuit when the upper switch is closed and lower switch in open 
(Vgs = 0V.) 
 
If Q is low (Qbar high), one of the pull down MOSFETs is on as shown in Figure 
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2.6 and the SiC JFET is turned off.  
 
Figure 2.6 Equivalent circuit when the lower switch is closed and upper switch is open 
(Vgs = -40 V)  
 
The simulation results for the circuit in Figure 2.4 are shown in Figure 2.7. The 
top most (blue) waveform is the isolated 40Vdc voltage, the next highest (green) 
waveform is the current through the SSPC and the red waveform is the gate drive signal 
(Vgs) to the JFET. The figure indicates that the current is 30A when the JFET is on 
(Vgs=0V) and is 0A when the JFET is off (Vgs=-40V). Figure 2.8 shows the same 
simulation results showing the relationship between the upper (purple) input command 
signal (Q) and the lower (blue) gate to source voltage (Vgs),  
C1 
Cgs 
UPPER 
SWITCH 
LOWER 
SWITCH 
VG 
VS 
R 
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Figure 2.7 The simulation results, C2=10uF and Cgs=90 nF 
 
Figure 2.8 The simulations result, C1=10uF and Cgs=90nF. The upper waveform is the 
logic input and the lower waveform is the gate to source voltage. 
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2.2.3 Over Current and Over Temperature Protection Circuits  
 
The SSPC senses temperature and current to determine when the SSPC should 
be on or off. To sense the main JFET switch’s temperature the SSPC uses the JFET’s on-
resistance variation with temperature by sensing the voltage drop across the JFET via a 
differential op-amp. As the junction temperature of the JFET increases, the on resistance 
of the JFET increases nearly proportional to temperature. The circuit is set to trip at a 
JFET junction temperature of 225°C. This occurs at the point where the on resistance of 
the JFET becomes greater than some value which can be expressed as a constant times 
the value of the current sense resistor value which does not depend on temperature. 
Current is sensed using the voltage across a current sense resistor because this is the 
simplest technique that meets the operating temperature requirement. When the JFET’s 
drain to source voltage becomes greater than a scaled value of the voltage across the 
current sense resistor the JFET turns off because its junction temperature is too high. 
 When the load current exceeds 1000% (10 times) the rated load the SSPC shuts 
down immediately with the current sensing circuit sensing the over current and issuing a 
shutdown command to the SSPC which is latched. The current sensing circuit senses the 
voltage drop across the constant 5mΩ sense resistor in series with the power FET and 
load. The voltage across this current sense resistor is about 0.15 V at rated load current 
(30A) and 1.5 V at 1000% rated load current (300A).  The voltage across the sense 
resistor is sensed with a differential amplifier (U2) as shown in Figure 2.9 since the 
current sense resistor is located on the high side of the circuit. The gain of this amplifier 
is 2.373. The voltage out of the differential amplifier is scaled up by multiplying it by a 
gain of 2.1 (U3) and the result is compared to a constant voltage of 7.5Vdc (U5). 
Therefore, when 2.1*VISNS in Figure 2.9 becomes greater than 7.5Vdc the current 
sensing circuit will detect an over current condition and shutdown the SSPC.  The 
schematic for the temperature and current sensing circuit is also shown in Figure 2.9. The 
voltage across the FET is sensed with a differential amplifier circuit that is identical to 
the one used to sense the voltage across the current sense resistor. The over current and 
over temperature sense circuit gain calculations are summarized below. Thus when 
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VTSNS becomes greater than 2.1*VISNS or if 2.1*VISNS becomes greater that 7.5Vdc 
the sensing circuits will sense a fault and issue shutdown command to the SSPC.  
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Figure 2.9 Temperature and Current Sensing circuit. 
 
Voltage across JFET (via U1): VTSNS
ILOAD RJFET× RF×
R1  
Voltage across sense resistor (via U2): VISNS ILOAD RSNS× RF×
R1  
Voltage at U3 output: 2.1 VISNS×  
 
Figure 2.10 below demonstrates the over current circuit operation for an SSPC 
design for two different SSPC designs, one with a rated load of 30Adc and the other with 
a rated load of 100Adc. As shown in Figure 2.10 when the load current (Figure 2.10A and 
2.10C) exceeds 1000% the rated current for each of the SSPC designs, the current sensing 
circuit will sense the over current (Figure 2.10B and 2.10D) and shutdown the SSPC. 
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                                (2.10A)                           (2.10C) 
 
 
 
 
 
 
 
 
 
 
     
 
 
         (2.10B)        (2.10D) 
 
Figure 2.10  Figure 2.10A and 2.10B are over current sensing simulations at a rated load 
current of 30Adc. 2.10C and 2.10D are over current sensing simulations at a rated load 
current of 100Adc. 
 
Figure 2.11 below demonstrates the operation of the over temperature circuit for 
two SSPC designs with rated loads of 30Adc and 100Adc.  The temperature scale used in 
the simulations is shifted so that 0 on the scale corresponds to 120°C, the typical 
operating temperature of the SSPC.  A delta increase of 105°C on the temperature plot in 
Figure 2.11 correlates to a total junction temperature of 225°C.  As can be observed from 
the plots in Figure 2.11, once the  junction temperature reaches 105°C (i.e. 225°C) the 
SSPC temperature sense circuit senses an over temperature and shuts down the SSPC.   
Another thing to note from the plots in Figure 2.11 is that before the SSPC JFET 
ILOAD > 300A, RJFET @ 120°C ILOAD > 1000A, RJFET @ 120°C 
23 
 
is turned on the temperature sensing circuit is indicating an over temperature fault.  This 
is due to the fact that when the SSPC JFET is off the temperature sensing circuit shown in 
Figure 2.9 above is sensing the 270V drain to source voltage across the off JFET.  Since 
the SSPC JFET is off there is no load current, and the on resistance of the JFET is 
theoretically infinite.  Therefore, the temperature sensing circuit of the SSPC senses the 
270Vdc drain to source voltage that causes the circuit to indicate a fault.  To 
accommodate this issue with the over temperature circuit, additional circuitry has been 
added to the final design.  Since the JFET does not heat up until it has operated above the 
rated load for a period of time, circuitry has been added to disable the temperature 
sensing circuit until after the SSPC JFET is turned on. 
 
 
 
 
 
 
 
 
 
 
 
        (2.11A)      (2.11C) 
 
 
 
 
 
 
 
 
 
 
 
 
           (2.11B)      (2.11D) 
 
Figure 2.11 Figure 2.11A and 2.11B are over temperature sensing simulations at a rated 
load current of 30Adc. 2.11C and 2.11D are over temperature sensing simulations at a 
rated load current of 100Adc. 
  
2.2.4 SSPC Switch Current and Voltage Measurement Issues 
 
ILOAD = 290A, RJFET > 225°C ILOAD = 990A, RJFET > 225°C 
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Because the sense resistor is on the high voltage side, the voltage on one side of the 
constant sense resistor is 270V and on the other side it is 269.85V or 268.5V depending 
on the current. The test circuit used to evaluate the current sense circuit is shown in 
Figure 2.12. The 270V added to the 0.15V signal is called the signal’s common mode 
voltage while the desired 0.15V is called the signal’s differential mode voltage. 
 
Figure 2.12 Current sense test circuit schematic 
As shown in the figure 2.12, resistors R1 and R2 are used to divide the voltage on 
both sides of the constant sense resistor so that the voltage is small enough to be input to 
the differential OP-AMP. Thus the common mode part of the signal must be divided 
down to be within the bias voltage range of the OP-AMP. Unfortunately the small 
differential mode part of the signal also gets divided by the same amount. Since the 
voltage across the constant sense resistor is very small, it requires that the two R1 
resistors must be close enough in value and the two R2 resistors must also be close 
enough in value so that the voltage division error between the two voltage dividers is 
sufficiently small compared to the small voltage drop being sensed, which is also divided 
by the voltage dividers. 
A Spice model was constructed in order to compute the error between the desired 
and actual output voltages due to the resistance change of the divider resistors. Figure 
2.13 shows the simulation results for the output voltage response for different values of 
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one R1 resistor and Table 2.1 summarizes the results in figure 2.13. Here the required 
value of R1 is 1Mohm and the resulting output voltage is 0.329 volt. 
 
 
 
Figure 2.13 The output voltage of the current sense circuit for different values of R1. 
Table 2.1 Summary of the sensitivity of the current sense circuit to changes in the value 
of R1. 
 R1    (Mohm) Output (Volt) Resistor Error (%) Output Error (%) 
1 0.999 0.807 -0.1 145 
2 0.9992 0.712 -0.08 116 
3 0.9994 0.616 -0.06 87.2 
4 0.9996 0.520 -0.04 58.1 
5 0.9998 0.425 -0.02 29.1 
6 1 0.329 0 0 
7 1.0002 0.236 0.02 -28.2 
8 1.0004 0.167 0.04 -49.2 
9 1.0006 0.136 0.06 -58.6 
10 1.0008 0.120 0.08 -63.5 
11 1.001 0.110 0.1 -66.5 
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Since output error’s dependence on R2 for small variations in R2’s value is the 
same function as R1 to the simulation results are similar when the value of one of the R2 
resistors is varied. The results shown in the Figure 2.14 and table 2.2 verify this. Here the 
required value of R2 equals 10Kohm and again the resulting output voltage is 0.329 volt. 
 
Figure 2.14 The output voltage of the current sense circuit for different values of R2. 
 
Table 2.2 Summary of the sensitivity of the current sense circuit to changes in the value 
of R2 
 R2    (Kohm) Output (Volt) Resistor Error (%) Output Error (%) 
1 9.99 0.110 -0.1 -66.5 
2 9.992 0.120 -0.08 -63.5 
3 9.994 0.136 -0.06 -58.6 
4 9.996 0.167 -0.04 -49.2 
5 9.998 0.236 -0.02 -28.2 
6 10 0.329 0 0 
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7 10.002 0.424 0.02 29.1 
8 10.004 0.519 0.04 58.1 
9 10.006 0.614 0.06 87.2 
10 10.008 0.709 0.08 116 
11 10.01 0.804 0.1 145 
 
With the help of Figures 2.13,2.14, and Tables 2.1, 2.2, it is clear that even a 0.02% 
error in the value of either resistor will cause about a 29% output error. This shows that 
the resistors R1 and R2 must be accurate enough so that the error resulting from voltage 
division of the common mode voltage is small enough. 
Resistor R3 has different function from R1 and R2, and it is used to define the gain 
of the OP-AMP. Figure 2.15 plots the output voltage in response to the resistance change 
of R3, and Table 2.3 summarizes the results in Figure 2.15. Here the required value of R3 
equals 1.787Mohms to obtain the desired 0.329 volt output voltage. 
 
Figure 2.15 The output voltage of the current sense circuit for different values of R3. 
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Table 2.3 Summary of the sensitivity of the current sense circuit to changes in the value 
of R3 
 Resistor(Mohm) Output (Volt) Resistor Error (%) Output Error (%) 
1 1.785 0.326 -0.1 -0.9 
2 1.7854 0.327 -0.08 -0.6 
3 1.7858 0.327 -0.06 -0.6 
4 1.7862 0.328 -0.04 -0.3 
5 1.7866 0.329 -0.02 0 
6 1.787 0.329 0 0 
7 1.7874 0.330 0.02 0.3 
8 1.7878 0.330 0.04 0.3 
9 1.7882 0.331 0.06 0.6 
10 1.7886 0.332 0.08 0.9 
11 1.789 0.332 0.1 0.9 
 
Figure 4.15 and Table 2.3 demonstrate that the change in the value of the resistor 
R3 will not affect the output voltage much compared to changes in R1 and R2. The above 
results show that to obtain an accurate output voltage it is necessary to use low tolerance 
resistors for R1 and R2. The tolerance of R1 and R2 can be improved further by trimming 
their values using a small resistor in series with R1 or R2. It should be noted that if the 
circuit can sense the 0.15V voltage drop accurately, then it will be able to sense the 1.5V 
voltage drop with greater accuracy. 
The circuit in Figure 2.9 was fabricated with 0.1% resistors and trimming R1 and 
R2 as described above. Tables 2.4 and 2.5 summarize the comparison between the 
simulation and experimental results for different input voltages. The simulation used the 
measured values of the resistors. The experimental results match the simulation results 
well. 
 
Table 2.4 Simulation and experimental results versus the input (common mode) voltage 
with rated load current (30A) when the input voltage is 270V. The voltage drop across the 
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current sense resistor is 0.15V at this condition.  
Common 
Mode Voltage  
10  (V) 100  (V) 200  (V) 270  (V) 
Simulation  0.2612 0.283 0.309 0.328 
Experiment 0.279 0.3 0.323 0.343 
Error 0.0018 0.017 0.013 0.015 
 
Table 2.5 Simulation and experimental results versus the input voltage with 1000% rated 
load current (300A) when the input voltage is 270V.  
Voltage Drop Results 10  (V) 270  (V) 
Simulation 2.699 3.359 
Experiment 2.734 3.369 
Error 0.035 0.01 
 
Another issue is that the value of the resistors will change with the temperature. The 
change in resistance with temperature is characterized by the resistor’s temperature 
coefficient (labeled TC, the unit is ppm/°C). From the specification, the temperature 
coefficient of the resistors used in the experiment is 5 ppm/°C. The resistance change can 
be computed using the definition of the temperature coefficient 
TR
RTC
Δ
Δ
=
*
10*
0
6
 
For example, R1 is 1Mohm at 25°C, C75C25-C100 °=°°=ΔT ,  
 
1%0375.0375
10
C75*10*C/5
6
6
RohmohmppmR ==°°=Δ  
 
Thus the resistance value will be 1.000375Mohm at 100°C. This change is too 
large for the output of the current sense circuit to be accurate. However, if the two 
resistors R1 or R2 have the same TC, then the output voltage will still be accurate. Table 
2.6 shows the experimental result when the circuit changes from 25°C to 200°C.  
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Table 2.6 Experimental results Vsense changes with Temperature when the input voltage 
is 270VDC  
Temp 25°C 47°C 60°C 84°C 113°C 131°C 160°C 200°C 
Vsense 0.547 0.533 0.523 0.492 0.455 0.447 0.435 0(failed)
Error 0 2.56% 4.38% 10% 16.8% 18.28% 20.4% N/A 
  
The resistors R1 and R2 failed at 200°C, so Vsense and Von equals 0V. The 
reason for the resisitor failures is that the maximum specified operating temperature for 
the resistors is 150°C, and the resistor’s Power Rating drop linearly above 85°C to zero at 
150°C. 
There are two solutions to eable the circuit to operate at high temperature, 
1. Better resistors are needed than were used in the experiment, which should have 
low temperature coefficient and an operating temperature above 200°C.  
2. Since the error is small, trim resistors should be trimmed precisely at different 
Temperature to get desired Von value. 
 
2.2.5 I2T Measurement Simulation and Test Results  
 
The I2T circuit turns off the SSPC main SiC JFET switch when the load current 
is between its rated value and 1000% of its rated load after a time duration that varies 
with load current so that the I2T value of the current remains constant. A block diagram of 
the circuit is shown in Figure 2.16. The circuit squares the current using a multiplying 
digital to analog converter (DAC). In the multiplying DAC the analog DAC reference is 
one of the signals to be multiplied and the digital signal to be converted to analog is the 
other signal to be multiplied. Since one of the signals being multiplied is digital, that 
analog signal must be first converted to digital using an analog to digital converter (ADC).  
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Figure 2.16 Block Diagram of the I2T circuit. 
31 
 
 
The related current squaring circuit equations are shown below,  
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Again the design requirement that all of the components used in the circuit must 
be capable of operation at 200°C was imposed. A commercial ADC converter capable of 
operation at 200°C is available from two different venders. Thus the load current sensed 
by the current sensing circuit is fed into this eight-bit high temperature ADC. 
Unfortunately a commercial DAC capable of operation at 200°C is not available. Thus 
the high temperature ADC is combined with an R-2R ladder network multiplying DAC, 
made up of discrete components to make the I-squared circuit. This circuit was chosen 
because a digital circuit is inherently noise immune, fast, and 200°C ADC integrated 
circuits are available commercially. Also 200°C resistors and analog switches for the 
DAC are also available commercially. The output of the DAC is then fed into an 
integrator to generate the I2T function. The I2T signal is then compared to the scaled 
reference value equal to 4Vdc.  When the I2T signal exceeds 4Vdc the SSPC will trip and 
shutdown. This is shown in Figure 3.12 for 30A and 100A SSPC designs. This meets the 
trip curve requirement in Figure 2.18.  
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(2.17A) (2.17B) 
    
 
(2.17C)                             (2.17D) 
  
Figure 2.17 Figure 2.17A and 2.17B are I2T simulation results at a 30A SSPC 100% load 
current. Figure 2.17C and 2.17D are I2T simulation results at a 300A SSPC 1000% load 
current. 
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A Typical Trip Curve for SSPC
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Figure 2.18 Required SSPC trip curve 
 
Figure 2.19 shows the ADC signal definitions. The “Equiv.Output” values in 
Table 2.7 were computed from measurements of the ADC’s binary output in order to 
compare the binary output to the analog input voltage. The ADC’s reference voltage was 
measured to be 5.17 V. An analog voltage is input to the ADC and the binary output is 
measured. Finally, the measured binary output is converted to the “Equiv. Output” using 
Eq. 6. 
 
ref
measured V
ValueBinary
OutputEquiv ×=
255
.
.        (6) 
 
 
Table 2.7 shows the ADC test results. It can be seen that the final error between 
the input and output values is about 0.3%. 
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Figure 2.19 ADC schematic 
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Table 2.7 ADC test results and the error compared to the input value 
ADC 
input  Bin7 Bin6 Bin5 Bin4 Bin3 Bin2 Bin1 Bin0 
Dec. 
Value 
Equiv. 
Output  
% 
Error 
5.17 1 1 1 1 1 1 1 1 255 5.16 0.19 
4.97 1 1 1 1 0 1 0 1 245 4.95 0.27 
5.11 1 1 1 1 1 1 0 0 252 5.09 0.47 
4.99 1 1 1 1 0 1 1 0 246 4.97 0.45 
4.87 1 1 1 1 0 0 0 0 240 4.85 0.24 
4.64 1 1 1 0 0 1 0 1 229 4.63 0.34 
4.56 1 1 1 0 0 0 0 1 225 4.54 0.48 
4.34 1 1 0 1 0 1 1 0 214 4.33 0.32 
4.24 1 1 0 1 0 0 0 1 209 4.22 0.34 
4.05 1 1 0 0 1 0 0 0 200 4.05 0.24 
3.97 1 1 0 0 0 1 0 0 196 3.96 0.35 
3.77 1 0 1 1 1 0 1 0 186 3.76 0.29 
3.63 1 0 1 1 0 0 1 1 179 3.63 0.03 
3.47 1 0 1 0 1 0 1 1 171 3.46 0.34 
3.12 1 0 0 1 1 0 1 0 154 3.12 0.07 
3.02 1 0 0 1 0 1 0 1 149 3.02 0.10 
2.90 1 0 0 0 1 1 1 1 143 2.89 0.42 
2.74 1 0 0 0 0 1 1 1 135 2.73 0.37 
2.62 1 0 0 0 0 0 0 1 129 2.61 0.36 
2.37 0 1 1 1 0 1 0 1 117 2.37 0.30 
2.27 0 1 1 1 0 0 0 0 112 2.26 0.47 
2.13 0 1 1 0 1 0 0 1 105 2.11 0.79 
1.97 0 1 1 0 0 0 0 1 97 1.95 0.74 
1.82 0 1 0 1 1 0 1 0 90 1.81 0.92 
1.62 0 1 0 1 0 0 0 0 80 1.60 1.23 
1.46 0 1 0 0 1 0 0 0 72 1.45 0.67 
1.36 0 1 0 0 0 0 1 1 67 1.34 1.13 
1.16 0 0 1 1 1 0 0 1 57 1.15 0.75 
1.07 0 0 1 1 0 1 0 1 53 1.06 1.63 
0.95 0 0 1 0 1 1 1 1 47 0.94 1.35 
0.77 0 0 1 0 0 1 1 0 38 0.76 0.96 
0.69 0 0 1 0 0 0 1 0 34 0.68 2.08 
0.61 0 0 0 1 1 1 1 0 30 0.60 2.01 
0.49 0 0 0 1 1 0 0 0 24 0.48 2.18 
0.41 0 0 0 1 0 1 0 0 20 0.40 2.09 
 
 
The output of ADC is fed into the multiplying DAC. Here a resistor ladder 
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converter was chosen. Its central component is a resistor ladder network in which 
horizontally drawn resistors have a value of R and vertically drawn resistors have a value 
of 2R. This network is sometimes called an R-2R network. An 8-bit converter is shown in 
Figure 2.20 [22]. 
R 
Bit0 Bit7 
R R R R R R R 
2R 2R  2R  2R 2R 2R 2R 2R 2R 2R
OutDACref 
OutDAC
 
Figure 2.20 Eight-bit resistive ladder DAC 
 
The output voltage of the circuit as a function of all the switch values is shown 
below [22]. Here OutDACref equals VinputADC and Bitj is zero or 1. 
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In Figure 2.20, 10K and 20K ohm resistors were used. The MM74HC4316 Quad 
Analog Switch was used for the switches. The details can be found in the Appendix. 
Table 2.8 summarizes the DAC test results. The variables are defined as shown below, 
 
OutDACex: The experimental results of eight-bit resistive ladder DAC. Unit is Volt. 
OutDACref: The reference voltage of eight-bit resistive ladder DAC, which equals 
to the VinputADC. Unit is Volt. 
OutDACth:  The theoretical results of ideal eight-bit resistive ladder DAC. Unit is 
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Volt. 
 
It can be seen that the DAC error between experimental and theoretical value is 
about 0.01%. The output of the DAC is fed into an integrator to generate the I2T function 
Table 2.8 DAC results and the error compared to the reference value  
OutDACex(V) OutDACref(V) OutDACex/OutDACref OutDACth/OutDACref Error (%) 
3.43 3.43 1.00 1.00 0.01 
3.16 3.29 0.96 0.96 0.01 
3.34 3.38 0.99 0.98 0.01 
3.18 3.30 0.96 0.96 0.01 
3.03 3.22 0.94 0.94 0.01 
2.76 3.07 0.90 0.89 0.01 
2.66 3.01 0.88 0.88 0.01 
2.41 2.87 0.84 0.84 0.01 
2.30 2.80 0.82 0.82 0.01 
2.11 2.69 0.78 0.78 0.01 
2.02 2.63 0.77 0.77 0.01 
1.82 2.50 0.73 0.73 0.01 
1.69 2.41 0.70 0.70 0.01 
1.54 2.29 0.67 0.67 0.01 
1.25 2.07 0.60 0.60 0.01 
1.17 2.00 0.58 0.58 0.01 
1.08 1.92 0.56 0.56 0.01 
0.96 1.81 0.53 0.53 0.01 
0.88 1.73 0.51 0.50 0.01 
0.72 1.57 0.46 0.46 0.01 
0.66 1.50 0.44 0.44 0.01 
0.58 1.40 0.41 0.41 0.01 
0.49 1.30 0.38 0.38 0.01 
0.42 1.20 0.35 0.35 0.01 
0.33 1.06 0.31 0.31 0.01 
0.27 0.96 0.28 0.28 0.01 
0.23 0.89 0.26 0.26 0.01 
0.17 0.76 0.22 0.22 0.01 
0.15 0.70 0.21 0.20 0.01 
0.12 0.62 0.18 0.18 0.01 
0.08 0.51 0.15 0.15 0.01 
0.06 0.45 0.13 0.13 0.01 
0.05 0.40 0.12 0.12 0.01 
0.03 0.32 0.09 0.09 0.01 
0.02 0.26 0.08 0.08 0.01 
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2.2.6 Control Logic  
 
The SSPC’s control logic contains an R/S (reset/set) latch to latch an over I2T 
fault, over-current fault, or over temperature condition. Thus the R/S latch stores the 
status of the JFET switch [15,16]. Like the other control circuits, the design goal was to 
implement the R/S latch using components that could operate at 200°C. The R/S circuit is 
shown in Figure 2.21. Under normal operating conditions without a fault R, S, and Q are 
low, a logic zero. 
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Figure 2.21 The R/S control logic circuit 
 
Table 2.9 R/S latch output and relationship to the switch status 
 R S Q Qbar status 
Power up 0 0 x x Power up state is unknown 
Reset  1 0 0 1 Reset circuit 
Normal operation 0 0 0 1 On 
Fault occurs 0 1 1 0 Turn off 
Switch turns off 0 0 1 0 Off 
User resets 1 0 0 1 Turn on 
Normal Operation 0 0 0 1 On 
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First, the circuit was locked out and can be turned on by pressing RESET button 
as shown in Figure 2.22. As noticed, the reset signal turned from 1 to 0 immediately to 
enable the main JFET switch to turn “ON”. 
If a fault occurs the R/S latch’s set input goes high so R=0, S=1, and thus Q goes 
high (Q=1, Qbar=0). When Q goes high it causes the SiC JFET switch to be turned off 
eliminating the fault current and causing the set input to the R/S latch to return to zero. 
The latch output remains high (stores a fault occurred) and the SiC JFET switch remains 
off. Thus the set input remains high only long enough to turn the SiC JFET off as shown 
in Figure 2.23. Once the cause of the fault has been corrected the user can make the reset 
high with the set input remaining low (S=0, R=1). The Q output goes low turning the SiC 
JFET switch back on.  
 
 
Flip-flop R output 
Gate drive signal Q 
 
Figure 2.22 Measured Gate drive signal Q responding to the RESET signal 
40 
 
 
Gate drive signal Qbar
Gate drive signal Q 
 
Figure 2.23 The Q and Qbar outputs when the SSPC is turned off due to a fault condition. 
 
The R/S latch’s outputs Q and Qbar have opposite values all the time and they 
control the turn on/off of the SiC JFET’s gate drive signal shown in the section on the 
gate drive. 
 
Chapter3 Power Switch Requirements  
 
3.1  Introduction 
 
For the SiC JFETs used in the SSPC, it is necessary to insure that their 
temperature rise during the single event transient faults it is protecting against stays 
below the maximum permissible value. Thus their junction temperature must be 
computed under transient operating conditions. To insure that the calculated transient 
behavior of the SiC JFETs is correct it is necessary to characterize the experimental SiC 
JFETs under transient operating conditions. 
The presently available SiC devices are experimental devices that have not been 
fully characterized. Being experimental devices they are much more expensive and much 
less available than Si devices, so that Si devices were tested first to develop the test 
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methods for characterizing the SiC JFETs thermally. Also, Si devices have been fully 
characterized by their manufacturers so that the thermal performance of Si devices is 
available in their specification and this information can be used to verify the thermal 
models and measurement methods developed. Once the modeling and the measurement 
methods are correct for the Si devices they can be applied to SiC devices. In this research, 
IRF360LC Power MOSFETs from IR were tested, the details about IRF360LC Power 
MOSFET is shown in next section 3.2. 
 
3.2  Measurement of the Transient Thermal Response of a Si MOSFET 
 
Thermal resistance of a semiconductor switch is a very important parameter for 
characterizing semiconductor thermally under both transient and steady state condition. 
The electrical power consumed by semiconductor devices is converted into heat, which in 
turn causes a rise in the temperature of the semiconductor devices. Semiconductor 
devices can only operate within a limited range of junction temperatures. A primary 
concern in the SSPC is to not exceed the maximum junction temperature of the power 
semiconductor switch in order to prevent failures of the switch.  
The semiconductor’s thermal resistance is used to compute the temperature rise of 
the semiconductor from its electrical power dissipation assuming steady state thermal 
conditions exist. This approach is based on the mathematical analogy between the 
conduction of heat and the conduction of electricity or charge. While the fine details are 
omitted here, the analogy between a thermal system and an electrical one is obtained by 
substituting heat (or power) for current, temperature for voltage, and thermal resistance 
for electrical resistance. In other words, we have the following equations: 
IRV ×=    (3.1) 
casejunction TTT −=Δ                        (3.2) 
jcRPowerHeatT θ*)(=Δ          (3.3) 
IV
TT
IV
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Δ
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       (3.4) 
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Hence, the units of thermal resistance are °C/W. Moreover, θ subscript is used to indicate 
that a given resistance is a thermal resistance rather than an electrical resistance. The 
thermal resistance between 2 points is indicated using subscript; for example, Rθja means 
thermal resistance between a semiconductor’s junction and the ambient air. Thus we have 
the following equations: 
cajcja RRR θθθ +=           (3.5) 
Here the notation is that the thermal resistance from the junction to the ambient is equal 
to the sum of the thermal resistance from the junction to the case and the thermal 
resistance from the semiconductor package’s case to the ambient.  
In order to characterize the Si or SiC devices thermally, the method to measure 
thermal resistance for the steady state condition and the effective or transient thermal 
impedance for a transient condition experimentally needs to be developed. According to 
Eq.3.4, power dissipation, case temperature and junction temperature need to be 
measured to determine the thermal resistance. The power dissipated in the DUT is 
measured by transiently measuring the voltage across the DUT and the current through 
the DUT and multiply these two measured waveforms by instant to obtain a power 
waveform. The DUT’s case temperature is measure with a thermal couple which is 
adequate since the case temperature changes slowly with time and is readily accessible. 
The junction temperature is measured by taking advantage of the fact that the on-
resistance of any FET increases essentially proportional to temperature as its junction 
temperature increases. If the current through the FET is constant, the voltage drop across 
the FET also increases proportional to temperature and is thus proportional to junction 
temperature. 
Figure 3.1 shows the schematic of the test circuit used to measure the power 
dissipation and on resistance for the Si or SiC devices. It consists of two IGBTs, two 
high-speed diodes and an inductor. The device under test (DUT) is placed in series with 
the lower IGBT at ground potential and is continuously gated on. Being at ground 
potential simplifies the connection to the oscilloscope and being continuously gated on 
insures there is never a large voltage across the device that is too large for the 
oscilloscope to measure at the scale required to observe the on-device voltage. The circuit 
generates a constant pulse current plus a small amount of ripple that goes through the 
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device under test (DUT) from drain to source. The duration and magnitude of the current 
pulse are set by the user. The current is regulated with a feedback control circuit. Figure 
3.2 shows a typical Spice simulation result for a test circuit current pulse. The pulse 
current waveform in Figure 3.2 has a peak value of 31A, and the ripple current is much 
smaller compared to the pulse current and is ignored. 
 
Figure 3.1 Schematic of the transient thermal response test circuit. 
 
 
Figure 3.2 Typical test circuit transient current pulses with current 31A. 
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Figure 3.3 shows the experimental transient thermal response test circuit. A 
current sensor controls the current through the inductor using hysteresis current control. 
At the beginning of a current pulse both IGBTs are turned on. If the inductor current is 
less than the commanded current, both the upper and lower IGBTs are turned on. If the 
current is higher than the commanded current, the upper IGBT is turned off while the 
lower IGBT in series with the DUT remains on. The current sensor is a Hall affect type 
and its details specification is in the Appendix. The current sensors scale is 10 mV out per 
1 Ampere turn. Both the number of the turns through the sensor and the current per turn 
determine the output voltage of the current sensor. In the circuit, 5 volt is chosen as 
reference voltage for the control circuit. The desired the current value can be achieved by 
changing the number of the turns through the sensor. For example, if the number of the 
turns is 20, the current will be regulated to a value of 
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Since pulse currents with different time durations are needed, a monostable 
multivibrator or one-shot is used to establish the desired pulse width. At the end of the 
puse both IGBTs are turned off forcing the inductor current to free wheel through the two 
diodes to zero. Note that when the lower IGBT turns off the current in the DUT goes to 
zero even though the current in the inductor takes some time to go to zero. There are 
numerous available one-shot chips in the market. The dual retriggerable monostable 
multivibrator 74AHC123A chip was chosen for the experiment. The specification for the 
chosen one-shot can be found in the Appendix. The gate drive signal pulse width can be 
changed by connecting different value capacitors to the chip. 
For the upper IGBT, the high side gate driver circuit was designed using the 
versatile fiber optic transmitter-receiver pair HFBR-0501. The details about fiber optic kit 
can be found in Appendix. It is suitable for solving voltage isolation problems. 
In the experimental circuit, IGBTs are chose instead of the MOSFETs used in 
the simulation because Si IGBT modules rated to carry much higher currents than 
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required for the tests conducted are readily available and thus make the circuit very 
reliable. The main disadvantage of an IGBT is that it has slower switching speed than a 
MOSFET. This is not a concern in the transient thermal response test circuit because the 
switching time of an IGBT is much less than any of the thermal time constants. 
 
 
Figure 3.3 Experimental transient thermal response test circuit used for both Si and SiC 
devices 
 
Figure 3.4 shows the experimental results for a Si MOSFET. The lower 
waveform is the measured constant current pulse Ids and the upper waveform is the 
voltage drop Vds across the device under test (DUT). The measured pulse current in 
Figure 3.4 matches the simulated pulse current in Figure 3.2. The transient on resistance 
of the DUT can be computed by dividing Vds by Ids。Figure 3.5 shows the computed on 
resistance for the Si MOSFET for times less than 4 second. 
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Vds 
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Figure 3.4 Measured 23 A current pulse (Ids 10 A/div) and device voltage drop (Vds 1 
V/div) for a 6.5 s current pulse. 
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Figure 3.5 Computed on-resistance for the Si MOSFET for times less than 3.8 second 
 
 The Si device’s specified on resistance versus junction temperature curve is 
shown in Figure 3.11. Note that the on-resistance is doubled at 110°C from its 25°C value. 
As shown is Table3.1, the maximum current is 23 A with the case at 25ºC and the 
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maximum allowed junction temperature is 150ºC due to the Silicon material property. 
Figure 3.12 shows the effect the case temperature has on the maximum allowed drain 
current.  
The curve in Figure 11 was fit the following equation. 
ν
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jo
j
joj
T
TTRTR )()(          (3.6) 
 
The temperatures in Eq. 3.6 should be in degrees Kelvin. Here Tjo is room temperature, 
R(Tjo) is the FET on-resistance at room temperature junction temperature, Tj is the 
junction temperature, R(Tj) is the FET on-resistance at Tj and ν is an empirical parameter 
to be calculated. After computing ν from the data in the MOSFET specification, the 
junction temperature Tj can be calculated from the measured on resistance using Eq.3.7 
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Figure 3.6 is a plot of the computed junction temperature for the Si MOSFET for the 
measured on-resistance data in Figure 3.5. 
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Figure 3.6 Computed Tj for the Si MOSFET data in Figure 3.5 
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According to Eq. 3.4, the transient Tcase, which also increases due to power dissipation in 
the Si or SiC devices, must also be measured. The Si or SiC device was mounted on the 
heatsink and thermal couple was attached to the bottom of the device through a hole in 
the heatsink by using the insulated screw. The output of the thermal couple is voltage. 
Figure 3.7 shows the circuit designed to measure the case temperature of the Si or SiC 
device by measuring the thermocouple voltage. When the temperature changes from 25℃ 
to 225℃, the thermal couple output voltage changes from 0.96 mV to 9.1 mV. The values 
of thermocouple voltage are too small to be captured accurately directly measuring the 
thermocouple voltage with an oscilloscope. Thus the amplifier circuit in Figure 3.7 with a 
gain of 100 was connected to the thermal couple and the output of the amplifier was fed 
into the oscilloscope.  
Figure 3.8 shows the experimental thermocouple voltage and MOSFET drain to 
source voltage. The thermocouple voltage can be converted to temperature using the 
thermal couple temperature versus thermocouple voltage table. Figure 3.9 shows the 
converted case temperature with unit of ℃. Its value is less than junction temperature and 
the temperature rise can be calculated by subtracting Tcase from Tj. 
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Figure 3.7 Case Temperature Measurement Circuit 
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Figure 3.8 Measured thermal couple voltage and MOSFET drain to source voltage with a 
constant pulse current 
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Figure 3.9 Case temperature converted from measured thermal couple output 
 
After measuring Tcase, Tj, Vds and Ids, the transient thermal resistance can be 
computed using Eq.3.4 as shown in Figure 3.10. The thermal resistance in Figure 3.10 
was calculated from data taken with different current pulse widths. The MOSFET 
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manufacturer’s (International Rectifier (IR)) data is also shown in Figure 3.10 for 
comparison. The measured data is repeatable for different current pulse widths though 
measured thermal resistance increases faster than the manufacturer’s results do. The 
experimental results are in general agreement with the manufacturer’s data so that the 
developed method for measuring the transient thermal response of the FET is ready to be 
applied to SiC devices.  
 RθJC(℃/W)
 Time(s) 
 
Figure 3.10 Measured transient thermal resistance under different time scales and 
compared to IR’s data (IR only gives maximum thermal resistance). 
 
Table 3.1 Power IRFP360LC MOSFET specification and maximum ratings 
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Table 3.2 Thermal Resistance of Power MOSFET IRFP360LC 
 
Table 3.2 shows the values of thermal resistance from junction to case and from 
case to heatsink, RθJC were used in Figure 3.10 to compare with experimental results. 
 
Figure 3.11 Normalized On-ResistanceVs. Temperature 
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Figure 3.12 Maximum Drain Current Vs.Case Temperature 
 
3.3 SiC JFET Power Switch Modeling 
 
The performance of a SSPC is limited by the maximum junction temperature of 
its power semiconductor switch. Because the SSPC’s over current requirement is a 
transient requirement, it is necessary to measure and compute the junction temperature of 
the power semiconductors under transient conditions. The complete steady state thermal 
schematic of a SiC power switch proposed for the SSPC mounted to an aircraft surface is 
shown in Fig. 3.13. Note that the switch is made up of multiple SiC JFET modules in 
parallel though only one module is shown in Figure 3.13 for simplicity and there are 
multiple SiC JFET chips in parallel within a module. As shown, the internal structure of 
SiC power module is made up of the SiC JFET, a thermally conducting BeO insulator, 
and a CuW module base. Multiple modules are mounted to a common Cu switch base. 
The SiC is soldered to the BeO, which is soldered to the CuW making a module. Multiple 
modules are then soldered to the Cu to make a switch. Each solder joint is made with a 
solder with the appropriate melting temperature. Finally the switch’s Cu base is bolted to 
the aircraft surface. The heat that is generated at the junction of JFET flows from the 
device’s junction at the top surface of the SiC chip where the power is dissipated through 
the internal structure of the device until it reaches the aircraft mounting surface which is 
assumed to be a constant temperature (infinite heatsink). Four chips are shown in each 
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module for simplicity even though it is presently anticipated that there will be 8 chips per 
module.  
Figure 3.14 shows the multi-module switch thermal circuit, which is equivalent 
to two single module thermal circuits in parallel. Two modules are shown in parallel for 
simplicity even though it is anticipated that there will be 3 modules in parallel. The value 
of the switch thermal resistance depends on the number of SiC chips per module 
(NJFET_per_mod) and the number of modules (Nmod). Heat capacity must also be taken into 
account for the switch thermal system because of the transient nature of the fault 
requirement. Taking into account the reduced temperature of the SiC JFET junction under 
transient thermal conditions due to the heat capacity of the switch’s internal structural 
components will allow the design of a smaller and less expensive (fewer SiC chips in 
parallel) SSPC than could be done with only a steady state thermal analysis. The final 
thermal model of the SSPC power switch is shown in Figure 3.15. 
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Figure 3.13 Single Module Thermal Circuit 
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Figure 3.14 Multi Module Thermal Circuit 
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Figure 3.15 Multi Module Transient Thermal Circuit 
 
The present concept for the SSPC switch module is shown in Figure 3.16. The 
module has eight chips in parallel (NJFET_per_mod=8). The present concept for the SSPC 
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power switch, shown in Figure 3.17, consists of three SSPC modules in parallel (Nmod=3). 
All of these contribute to increasing the current carrying capability of the switch 
compared to a single module with one chip. 
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Figure 3.16 SSPC power switch module concept 
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Figure 3.17 SSPC switch concept 
 
3.3.1 Summary of SSPC Power Switch Thermal Model 
 
Although the thermal resistance measurement method developed in section 3.2 
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can be applied to both Si and SiC devices, a thermal model of the SiC device developed 
to predict the thermal performance of the JFET switch during the fault current transient in 
order to predict the minimum number of JFET chips and modules that needed to be 
paralleled to meet the switch’s requirements. Transient thermal experiments were then 
conducted to verify the model predictions and verify that the module fabrication was 
completed correctly. The transient thermal model was constructed using Spice to predict 
the transient thermal resistance and junction temperature versus time. The predicted 
transient thermal resistance was compared to experimental results to verify the calculated 
number of SiC JFETs that need to be put in parallel to meat SSPC trip curve requirement. 
Currently, the SiC JFETs available for test do not have the BeO insulator, the 
CuW or multiple chips in a module. Rather the SiC devices tested consisted of a single 
SiC chip soldered directly to the case with one chip per module (package). Thus the 
thermal model of the experimental SiC devices can be simplified as shown in Figure 3.18.   
 
Case surface  
Rθ_Chip 
Qjfet 
Rθ_Cu 
Cθ_Chip 
Cθ_Cu
 
Figure 3.18 Single Module Transient Thermal Circuit 
 
The value of SiC JFET chip’s thermal resistance Rө_JFET can be computed using 
 
ChipSiC
Chip
chip AreaKt
th
R
×
=_θ           
   (3.8) 
 
where thChip is the thickness of the SiC chip, AreaChip is the area of the SiC chip, and KtSiC 
is thermal conductivity of SiC. The value of the copper package case Rө_Cu can be 
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computed in a similar way. 
Both the thermal capacitance of the chip (Cө_Chip) and the thermal capacitance of 
the case (Cө_Cu), which are key parameters that determine the transient thermal behavior 
of the device, must also be calculated. The value of Cө_Chip can be computed using  
 
chipChipSiCChip thAreaCtC ××=_θ        (3.9) 
 
and the value of Cө_Cu can be computed using 
 
CuCuCuCu thAreaCtC ××=_θ         (3.10) 
 
In Eq. 3.10 CtCu is the heat capacity of copper which is the product of copper’s mass 
density and specific heat capacity. 
 
Kcm
JCpCt cuCuCu ×
=⋅= 321.3ρ        (3.11) 
 
The numerical values of copper’s mass density and specific heat capacity are 
 
323.8 cm
g
Cu =ρ , Kg
JCpcu ×
= 38.0         (3.12) 
 
The area and thickness of the copper case can also be measured. The thermal 
capacitance of the Si chip, Cө_JFET is computed in the same way. The details can be found 
in Appendix VIII. 
Figure 3.19 shows the Spice thermal model that was developed for a SiC device under 
test. In the model the peak value of the current pulse is 6 A. The JFET’s drain to source 
voltage is  
 
( )TRIV ondsds ×=          (3.13) 
 
which includes the fact that the on-resistance is a function of temperature. The power 
dissipated in the SiC JFET is 
( )
ν
⎟
⎠
⎞
⎜
⎝
⎛⋅=⋅=⋅=
jo
Cj
jodsCjondsdsds T
TTRITRIIVP
o
o )(22      (3.14) 
 
58 
 
0
0
0
8
5
0
11
3
6
0
IdsVds
0.0016
C_jfet
 
1.8
 
R_jfet
 
1K
 
R2
 
6
Ids
 
1K
 
R3
22.40
VPower
Vds
 
1.2
 
R_cu
0.1
C_cu
 3.73
IVm1θ_chip 
θ_cu 
θ_chip 
Cθ_cu
 
Figure 3.19 Spice thermal model of the SiC JFET with a constant 6A drain current 
 
Figure 3.20 shows a typical simulation result, the lower waveform is the chip 
transient thermal impedance Zө_Chip and the upper waveform is the total transient thermal 
impedance Zө_Tot. The chip transient thermal impedance at a given instant of time is 
defined as the temperature rise from the bottom to the top of the SiC chip divided by the 
power dissipation in the chip at that instant of time. The total transient thermal impedance 
at a given instant of time is defined as the temperature rise from the bottom of the copper 
base plate to the top of the SiC chip divided by the power dissipation in the chip at that 
instant of time. The transient thermal impedance is what is specified by manufactures 
rather that the device thermal model parameters because it is easier to measure. The 
transient thermal impedance Zө_Chip reaches steady state faster than Zө_Tot because the SiC 
chip is much smaller and much thinner than the copper base plate the chip is mounted on 
so the thermal resistance Rө_Chip is smaller than Rө_Cu and thermal capacitance Cө_Chip is 
also smaller than Cө_Cu. Later in this chapter, the simulation results will be compared to 
experimental results. 
 
59 
 
 
0
0.5
1
1.5
2
2.5
3
3.5
4
0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1
simulation_Rj2
simulation_Rjc
 Rθ(℃/W) 
 Time(s) 
 
Zθ_Tot(°C/W) theoretical 
Zθ_Chip(°C/W) theoretical
 
Figure 3.20 Computed transient thermal impedances versus time with 6A drain current 
under 0.1 second 
 
The transient thermal model in Figures 3.18 and 3.19 along with the thermal 
circuit component values given in Eqs. 3.8 to 3.14 can be used to determine how many 
SiC JFETs should be put in parallel to meet the SSPC trip curve requirement in Figure 
1.6 and the requirement that the maximum temperature rise from the case to the junction 
be less than or equal to 125℃. 
For example, according to the trip curve, for a 500% rated current of 150 Ampere 
the length of time is the SSPC power switch is to remain on before it turns off is 40mS. 
The simulation circuits was modified as shown in Figure 3.21 for the case of 19 SiC 
JFET in parallel where the thermal resistances are divided by the number of SiC JFETs in 
parallel and the thermal capacitances are multiplied by the number of SiC JFET in 
parallel. 
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Figure 3.21 Thermal model circuit for predicting temperature rise for 19 individually 
packaged SiC JFET chips in parallel. 
 
Figure 3.22 shows the temperature rise from the SiC JFET’s junction to case 
obtained using the model for 19 individually packaged SiC JFET chips in parallel. Note 
that the first temperature increase is very rapid being completed in about 10ms. This is 
characteristic of the SiC chips time constant which is short due to the small size of the 
chip and the high thermal conductivity (low thermal reisistance) of SiC. The second rise 
in the junction temperature is much slower and characterist of the copper base plate the 
SiC chip is mounted on. From figure 3.22, nineteen of the individually packaged SiC 
JFETs are needed to be put in parallel to meet the trip curve requirement. If more SiC 
JFETs are put in parallel, the junction temperature will be lower and thus the system will 
be more reliable but the cost will increase, If less SiC JFETs are put in parallel, the 
temperature rise junction to case will exceed the 125℃ and thus result in a SiC power 
switch failure. 
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Figure 3.22 Temperature Rise Simulation Results For 500% rated current and 40mS 
 
In the same way, a thermal model of multiple Si MOSFETs in parallel was built 
and used to determine the number of Si MOSFETs put in parallel to meet the SSPC trip 
curve requirement. The comparison of the SiC and Si results are shown in table 3.3. The 
ratio of the total required Si chip area to the total required SiC chip area is about 26.5, 
Thus a SiC device has superior performance compared to a Si device due to its much 
better material properties. 
 
Table 3.3 Comparison between Si and SiC device. 
Conditions SiC device Si device 
Isurge Time I #Chips Chip Area #Chips Chip Area 
100% infinite 30A 5 5mm2 2 2cm2 
200% 200mS 60A 9 9mm2 2 2cm2 
500% 40mS 150A 19 19mm2 5 5cm2 
1000% 10mS 300A 34 34mm2 9 9cm2 
 
3.3.2 Measurement of SiC JFET Thermal Resistance 
 
As discussed in section 3.1, the method developed to measure the thermal 
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performance of a Si device can be used to measure thermal response of a SiC device too. 
For the Si device the on-resistance versus junction temperature data is available in 
manufacture’s specification while for the SiC device, the on-resistance versus junction 
temperature data must be measure experimentally. Once the data has been measured it 
can be fitted to the same equation for the on-resistance versus temperature.  Once the 
equation for the SiC JFET’s on-resistance versus temperature is know the JFET’s on-
resistance can be used as a thermometer to measure its junction temperature. 
In order to accurately measure the relationship between the on-resistance and 
junction temperature, the data must be taken with essentially no power dissipation in the 
device so the SiC JFET’s junction and case temperatures are equal. Doing this the 
measured case temperature the on-resistance is measured at is equal to the junction 
temperature the on-resistance is measured at. The JFET is put in an oven at various 
temperatures and at each oven temperature its case temperature and on-resistance are 
measured to obtain a calibration curve for the variation of the SiC JFET’s on resistance 
with temperature. Data was taken from room temperature to 200°C or to the oven’s 
maximum temperature in 10°C steps. It is necessary to wait at least 10 minutes at each 
new temperature to insure that the thermocouple, case, and the junction have come into 
thermal equilibrium with each other and thus are at the same temperature. Now having 
the on-resistance versus its junction temperature data, Eq 3.6 can be fit to the data to find 
ν. 
Figure 3.23 shows a plot of the measured SiC JFET on-resistance and the plot of 
the least square curve curve fit versus the junction temperature. Figure 3.24 shows the 
error between the two curves.  
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Figure 3.23 Measured SiC JFET on-resistance and curve fit plot versus junction 
temeprature 
 
 Error(%) 
 Tjunction(℃)
 
Figure 3.24 The error between the least square curve and the measured data. 
 
The SiC JFET’s transient thermal impedance is measured in the same manner as 
the Si MOSFETs transient thermal impedance was measured.  
Figure 3.25 shows the experimental transient thermal impedance results 
obtained with current pulses with different durations and peak values. The upper (Zθja) 
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waveform is the transient thermal impedance from the junction to the air. As expected, it 
is higher and takes a long time to reach steady state. 
Figure 3.24 shows the comparison between experimental results and simulation 
results for 6A constant current and under 0.1second. Noticed that it is impossible to only 
measure Rө_chip alone but it is doable to measure Rө_Tot 
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Figure 3.25 Measured transient thermal resistances with different time scales and 
compared to simulation results. 
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Figure 3.26 Measured transient thermal resistances under 0.1second and compared to 
simulation results. 
According to simulation parameter, the time constants can be computed and 
compared to measured time constants shown in Figure 3.25. The details can be found in 
Appendix VIII. Table 3.4 shows the comparison of computed and measured time 
constants.  
Table 3.4 The Comparison of computed and measured time constants. 
 Computed time constant Measured time constant 
Chip time constant (Time) 14 ms 13 ms 
Junction to case time 
constant (Time) 
0.68 s 0.55 s 
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3.3.3 Summary of SiC JFETs (9mm2 active area) power switch parameters 
 
The SiC JFETs tested above had an active area of 1mm2. The largest SiC JFETs 
that can be built at this time with an acceptable yield have an active area of 9mm2. It is 
these larger devices that were chosen for the final SSPC design. Detailed design results 
for these devices are shown in this section. A specification for the 9mm2 SiC JFET chip 
was developed and is given in Appendix III.  
Chapter4 Experimental Results 
4.1 Printed Circuit Board Layout and Fabrication 
 
The SSPC circuit design presented in Chapter 2 was verified by fabricating and 
testing the circuit. The SSPC circuit was broken into three units which were implemented 
in three printed circuit boards (PCBs). These three units are the Gate drive board, I2T 
board and the Logic Section board. The fabricated, populated, and tested boards are 
shown in Figure. 4.1. 
 
 
Figure 4.1 Three printed circuit boards developed for the SSPC 
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Figure 4.2 shows the integration of the three fabricated boards and a Si power 
MOSFET. The required logic power supply (plays the role of the aircraft 28V) is not 
shown but is connected to the breadboard using standard test leads. 
  
 
Figure 4.2 the Integration of the three fabricated boards with a Si MOSFET 
 
4.2 Experimental results 
 
As described in Chapter 2, the SSPC was designed for a 270VDC aircraft 
electrical system. For the SSPC design the highest current during a fault is 300A. In the 
experimental SSPC a  power MOSFET was ultimately used for the power switch instead 
of the three SiC JFET modules in parallel that are required by the design. This is because 
the required SiC JFET modules are still being developed and were not available to test 
the SSPC system. After fabrication of the SSPC system was completed, a series of tests 
68 
 
were run and the test results were recorded. Both transient and steady state operation of 
the experimental SSPC have been evaluated. Performance results from the experimental 
system are presented in this chapter.  
Figure 4.3 shows the measured logic input voltage from the SSPC switch status 
latch labeled Q and the gate to source voltage VGS waveforms for the gate drive circuit. 
These experimental results can be, compared to the spice simulation results in Figure 2.7. 
The upper waveform is the input command signal (Q), when it is high; the lower 
waveform (VGS) is zero, which means the JFET is turned on. When the upper waveform 
is low, the lower (VGS) is negative 40 volts, which means the JFET is turned off. 
 
 
Q
VGS 
 
Figure 4.3 Experimental results for the SSPC gate drive circuit with C1 in the gate drive 
equal to10uF and CGS=90nF. The upper waveform is the logic input and the lower 
waveform is the gate to source voltage 
 
Figures 4.4a and 4.4b show the expanded VGS waveform so that its rise and fall 
times can be observed and measured. 
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Figure 4.4a Rise time of VGS, 1us/div.                     Figure 4.4b Fall time of VGS, 1us/div 
 
The rise and fall times are less than 1μs, which is much faster than required for 
the SSPC. Thus the switching time of the JFET can be set to the desired value with an 
appropriate gate resistor. 
In Figures 4.5a and 4.5b, both gate drive input control signal (Q) and the 
corresponding output (VGS) shown simultaneously to measure the delay time between 
them. The upper waveform is the input control signal (Q). When it is high, the SiC JFET 
device should be turned on; when it is low, the SiC JFET device should be turned off. As 
we can see, the delays between them are less than 1us at turn on and turn off. Thus the 
maximum delay for the SSPC to turn off once it is commanded to turn off is 10μs (gate 
drives clock period) plus 920ns or about 11μs. It was determined by simulation that the 
total switch turn off time needed to be about 56μs to insure that the switch did not 
generate an excessive ring up voltage turning off without a link capacitor and 20μH of 
aircraft wiring inductance.  
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Figure 4.5a The delay is 680ns during rise time.   Figure 4.5b The delay is 920ns during 
fall time. 
 
Figure 4.6 shows the output of the integrator and the comparator the integrator’s 
output goes into in the experimental I2t circuit at rated current, 316% of rated current and 
1000% of rated current. As required by the square of the current the time that it takes to 
trip the SSPC follows a square relationship and is 1 second, 0.1 second, 0.01 second 
respectively. This meets the trip curve requirement in Figure 4.7d. The comparator output 
(stepped curve) indicates that the SSPC tripped and turned off when the I2t signal 
exceeded 4Vdc. 
 
Figure 4.6 Measured integrator and comparator output at rated current 
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Figure 4.7 Measured integrator and comparator output at 316% rated current 
 
Figure 4.8 Measured integrator and comparator output at 1000% rated current 
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Figure 4.9 Specified SSPC trip curve. 
 
Figure 4.10 shows the measured power MOSFET drain to source voltage VDS 
during an over 200% over current transient. In this test the SSPC is reset 3 consecutive 
equally spaced times after it turns off due to an I2t shutdown. Thus the MOSFET 
continues to heat up. Note that VDS does not start from its value at room temperature. The 
MOSFET’s junction temperature is increasing due to the over current and continues to 
increases after each SSPC reset., Thus the MOSFET’s drain to source voltage VDS also 
increases until it exceeds the maximum value. As discussed in Chapter 2, if input current 
is constant, VDS will increase nearly proportional to the temperature and VDS will 
approximately double from its room temperature value at the same current when the 
MOSFET’s junction temperature increases from 25°C to 125°C, which is maximum 
operating temperature. The MOSFET’s VDS is sensed using a differential op-amp. 
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Figure 4.10 Measured VDS showing it doubling as the MOSFET’s junction  temperature 
goes from 25°C to 125°C because the I2t circuit shutdown is overridden by resetting the 
circuit 3 times. 
As discussed in Chapter 2, the control section contains thermal shutdown, over-
current shutdown, and R/S latch. The R/S latch stores the status of the JFET switch. 
Under normal operating conditions without a fault the reset (R), set (S), and Q are low, a 
logic zero. 
First, before the SSPC connects the power to the load the SSPC is in off state and 
the SSPC is waiting for an on-command. At this time, R=0, S=1,Q=1, Qbar=0. To turn on 
the SSPC the set input is made low and an on-command is issued to cause a short 
duration high at R. This resets the R/S latch after which both R and S are equal zero. The 
Q output goes low and the SSPC switch is on. This turn-on process is shown in Figures 
4.11 and 4.12 
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Figure 4.11 The reset spike appears at R when the on-command is issued 
 
 
Figure 4.12 The SSPC is turned on due to the change of R 
 
After the SSPC is turned on, R and S will remain low and the status of the R/S 
latch will not change until a fault condition appears, which can be caused by any 
condition among the over-current, over-temperature and over-I2t. If a fault occurs the flip-
flop’s set input goes high so R=0, S=1, and thus Q goes high (Q=1, Qbar=0). When Q 
goes high it causes the SiC JFET switch to be turned off eliminating the fault current and 
causing the set input to the R/S latch to return to zero. The R/S latch Q output remains 
high (stores a fault occurred) and the SiC JFET switch remains off. Thus the set input 
remains high only long enough to turn the SiC JFET off as shown in Figure 4.13. Once 
the cause of the fault has been corrected the user can make the reset high with the set 
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input remaining low (S=0, R=1). The Q output goes low turning the SiC JFET switch 
back on.  
 
Figure 4.13 SSPC is turned off due to fault condition. 
 
The R/S latch outputs Q and Qbar control the turn on/off of the SiC JFET’s gate 
drive signal as described in the section on the gate drive. 
 
4.3  Connecting wire inductance 
 
The SSPC can be installed anywhere in the aircraft with the SSPC connected 
between the generator and the load by wire with a length up to 30 feet long. This wire has 
inductance often called stray inductance, which will generate induced voltages across the 
SSPC power switch when the SSPC turns off because the SSPC has neither a DC link 
capacitor or free-wheel diode. The inductance of 30 feet of wire is approximately equal to 
20μH. 
dt
diLV ALstraygstrayg __ =  
 Figure 4.14 shows the SSPC turn off simulation model. Here two 10 μH inductors 
are put in series (sum to 20μH) with SSPC power switch to simulate wire stray 
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inductance. The SSPC turn off simulation results are shown in Figure 4.15 and 4.16. 
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Figure 4.14 Stray inductance spice simulation model 
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Figure 4.15 Voltage drop across the SiC JFET showing the voltage spike induced by the 
inductance of the wire connecting the SiC JFET to the power supply and load. 
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Figure 4.16 generated power and energy during the turn off of SSPC 
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Chapter5 Conclusions 
 
5.1 Conclusions 
 
The research done in this dissertation addresses the problem of replacing a 
conventional electromagnetic circuit breaker with a high voltage and current solid-state 
power controller (SSPC) to improve power management and fault protection in 270Vdc 
aircraft electrical power systems. The electrical aircraft power system distributes power 
to different loads and protects both itself and the loads. With SSPC protection, the power 
system is more reliable with improved fault handling capability. In particular a SSPC will 
provide current squared time protection (I2t) for wiring and rapid fault protection for 
short circuit faults. To achieve a high voltage and current SSPC this research has 
investigated the use of SiC JFET technology for the main semiconductor switch. Prior 
research to investigate the use of SiC power semiconductors in this application was not 
found in the literature. The need for such SiC JFET technology is driven by the limited 
properties of Silicon material and the need to reduce the size of circuit breakers and 
complex cooling systems in electrical aircraft power systems. Methods for testing SiC 
JFET devices under transient thermal conditions unique to the SSPC application were 
developed and the experimental results were compared to simulation results of using a 
transient thermal circuit model. The transient thermal circuit model was analyzed using 
Spice and Mathcad. The SSPC circuit design was simulated using Multisim Spice. After 
simulation, printed circuit boards for the SSPC were laid out and built to test the SSPC 
circuit experimentally. This laboratory breadboard was tested with a Si power MOSFET 
at reduced current instead of using a SiC JFET device because the proposed SiC JFET is 
still being developed. However available reduced current SiC JFETs were tested under 
the transient thermal conditions of the SSPC to verify the SiC design conclusions.  
The transient thermal experiments were undertaken first with Si MOSFETs 
because SiC JFETs are still experimental, expensive to purchase, and difficult to obtain 
while Si MOSFETs are low cost and common place. Thus Si devices were tested first to 
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develop the test methods for characterizing the SiC JFETs thermally. Also, the thermal 
performance of Si devices is available in their specification and this information can be 
used to verify the thermal models and measurement methods developed. Finally, once the 
experimental results showed that the modeling and the measurement methods were 
correct for the Si devices they were applied to the lower current SiC JFETs that were 
available and can be applied to the SiC JFETs required by the SSPC design once they 
becomes available. Compared with the conventional electromagnetic circuit breaker, this 
proposed SSPC will be more suited to the emerging high current, large scale 270Vdc 
aircraft electric power system applications. 
5.2 Future Research 
 
The results of this research point to a number of opportunities for increasing the current 
capability of the present experimental SSPC system. They include 
 
1. Complete the development of the SiC JFET switch required by the completed SSPC 
design consisting of eight 9mm2 chips in parallel per module and three of these 
modules in parallel. 
 
2. Complete transient thermal tests of the required SSPC SiC JFET modules verifying 
their design and fabrication method. 
 
3. Complete traditional thermal cycle and life tests of the required SSPC SiC JFET 
modules. 
 
4. The SSPC needs to be evaluated experimentally using the required SiC JFET switch. 
 
5. The  SSPC circuitry needs to be fabricated using high temperature components and 
evaluated by experimentally over the -55°C to 200℃  temperature range it will 
experience in use. 
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Appendices 
Appendix I. Drain Current Sense Voltage Amplifier Common Mode Voltage 
Calculations 
 
Design Inputs 
Ion 30 amp⋅:=  
Imax 300 amp⋅:=  
Vcommon 270 volt⋅:=  
Vcommonmax 330 volt⋅:=  
Vcommonmin 200 volt⋅:=  
Sense Resistor Specification 
Rsensei 0.01 ohm⋅:=  
Value of one sense resistor 
npar 2:=  
number of sense resistors in parallel 
Pmax25c 25 watt⋅:=  
Maximum power rating at 25C 
Pmax200c 0.2 Pmax25c⋅:=  
Power rating at 200C is 20% of its 25C power rating 
Pmax200c 5W=  
Value of the composite sense resistor consisting of 
npar 2= Resistors in parallel. 
Rsense
Rsensei
npar
:=  
Rsense 5 10 3−× Ω=  
Compute the power loss in the sense resistors 
Psense_per_R
Ion2 Rsense⋅
npar
:=  
Psense_per_R 2.25W=  
Psensemax_per_R
Imax2 Rsense⋅
npar
:=  
Psensemax_per_R 225W=  
Compute the differential voltages 
Vdiff Ion Rsense⋅:=  
Vdiff 0.15 V=  
Vdiffmax Imax Rsense⋅:=  
Vdiffmax 1.5 V=  
Output Constraints 
Voutmax 7.5 volt⋅:=  
Vinmin 0 volt⋅:=  
Vinmax Voutmax:=  
Vcommono
Vinmax Vinmin−
2
Vinmin+:=  
81 
 
Vcommono 3.75 V=  
Differential Gain Calculations 
Gmaxdiffo
Voutmax
Vdiffmax
:=  
Gmaxdiffo 5=  
Common Mode Gain Calculations 
Gcommono
Vcommono
Vcommon
:=  
Gcommono 0.014=  
Voltage Divider Design 
R1 500 103⋅ ohm⋅:=  
PR1
Vcommonmax2
R1
:=  
PR1 0.218W=  
R2
R1 Gcommono⋅
1 Gcommono−
:=  
R2 7.042 103× Ω=  
Compute the gain of the amplifier 
Gamp
Gmaxdiffo
Gcommono
:=  
Gamp 360=  
GBWP 1.4 106⋅ Hz⋅:=  
BW
GBWP
Gamp
:=  
BW 3.889 103× Hz=  
ωBW 2 π⋅ BW⋅:=  
τBW
1
ωBW
:=  
τBW 4.093 10 5−× s=  
Feedback Gain Calculations 
Vth
Vdiffmax R2⋅
R1 R2+
:=  
Vth 0.021 V=  
Rth
R1 R2⋅
R1 R2+
:=  
Rth 6.944 103× Ω=  
Rf Gamp Rth⋅:=  
Rf 2.5 106× Ω=  
Test Cases 
1) Maximum common mode voltage and maximum differential voltage (300A) 
Vth1
Vdiffmax R2⋅
R1 R2+
:=  
Vth1 0.021 V=  
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Vcommon1
Vcommonmax R2⋅
R1 R2+
:=  
Vcommon1 4.583 V=  
Vout1 Vth1
Rf
Rth
⋅:=  
Vout1 7.5 V=  
2) Minimum common mode voltage and minimum differential voltage (30A) 
Vth2
Vdiff R2⋅
R1 R2+
:=  
Vth2 2.083 10 3−× V=  
Vcommon2
Vcommonmin R2⋅
R1 R2+
:=  
Vcommon2 2.778 V=  
Vout2 Vth2
Rf
Rth
⋅:=  
Vout2 0.75 V=  
The over current comparator is to trip when the current amplifier reaches 7.5V 
Appendix II. VDS Sense Voltage Amplifier Common Mode Voltage Calculations 
VDS Sense Voltage Amplifier Common Mode Voltage Calculations 
Design Inputs 
Ion 30 amp⋅:=  
Imax 300 amp⋅:=  
Vcommon 270 volt⋅:=  
Vcommonmax 330 volt⋅:=  
Vcommonmin 200 volt⋅:=  
Ron25c 5 10 3−⋅ ohm⋅:=  
Ron225c 10.5 10 3−⋅ ohm⋅:=  
Vdiff25c Ion Ron25c⋅:=  
Vdiff25c 0.15 V=  
Vdiff25cmax Imax Ron25c⋅:=  
Vdiff25cmax 1.5 V=  
Vdiff225c Ion Ron225c⋅:=  
Vdiff225c 0.315 V=  
Vdiff225cmax Imax Ron225c⋅:=  
Vdiff225cmax 3.15 V=  
Output Constraints 
Voutmax 7.5 volt⋅:=  
Vinmin 0 volt⋅:=  
Vinmax Voutmax:=  
Vcommono
Vinmax Vinmin−
2
Vinmin+:=  
Vcommono 3.75 V=   
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Differential Gain Calculations 
Gmaxdiffo
Voutmax
Vdiff225cmax
:=  
Gmaxdiffo 2.381=  
Common Mode Gain Calculations 
Gcommono
Vcommono
Vcommon
:=  
Gcommono 0.014=  
Voltage Divider Design 
R1 500 103⋅ ohm⋅:=  
PR1
Vcommonmax2
R1
:=  
PR1 0.218W=  
R2
R1 Gcommono⋅
1 Gcommono−
:=  
R2 7.042 103× Ω=  
Compute the gain of the amplifier 
Gamp
Gmaxdiffo
Gcommono
:=  
Gamp 171.429=  
GBWP 1.4 106⋅ Hz⋅:=  
BW
GBWP
Gamp
:=  
BW 8.167 103× Hz=  
ωBW 2 π⋅ BW⋅:=  
τBW
1
ωBW
:=  
τBW 1.949 10 5−× s=  
Feedback Gain Calculations 
Vth
Vdiff225cmax R2⋅
R1 R2+
:=  
Vth 0.044 V=  
Rth
R1 R2⋅
R1 R2+
:=  
Rth 6.944 103× Ω=  
Rf Gamp Rth⋅:=  
Rf 1.19 106× Ω=  
Test Cases 
1) Maximum common mode voltage and maximum differential voltage (300A and Ron at 225C) 
Vth1
Vdiff225cmax R2⋅
R1 R2+
:=  
Vth1 0.044 V=  
Vcommon1
Vcommonmax R2⋅
R1 R2+
:=  
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Vcommon1 4.583 V=  
Vout1 Vth1
Rf
Rth
⋅:=
 
Vout1 7.5 V=  
2) Minimum common mode voltage and minimum differential voltage (30A times Ron at 25C) 
Vth2
Vdiff25c R2⋅
R1 R2+
:=  
Vth2 2.083 10 3−× V=  
Vcommon2
Vcommonmin R2⋅
R1 R2+
:=  
Vcommon2 2.778 V=  
Vout2 Vth2
Rf
Rth
⋅:=  
Vout2 0.357 V=  
3) Maximum common mode voltage and over current differential voltage at 25C (300A times Ron 
at 25C) 
Vth3
Vdiff25cmax R2⋅
R1 R2+
:=  
Vth3 0.021 V=  
Vcommon3
Vcommonmax R2⋅
R1 R2+
:=  
Vcommon3 4.583 V=  
Vout3 Vth3
Rf
Rth
⋅:=  
Vout3 3.571 V=  
Common mode output 
Vthcommonmax
Vcommonmax R2⋅
R1 R2+
:=  
Vthcommonmax 4.583 V=  
dbcommon 95−:=  
Gcommon 10
dbcommon
20
:=  
Gcommon 1.778 10 5−×=  
Vcommonoutmax Gcommon Vthcommonmax⋅:=  
Vcommonoutmax 8.15 10 5−× V=   
 
Appendix III. Specification for the 9mm2 SiC JFETSiC Chip Specification 
 
The individual chips are square with dimensions 3.5mm X 3.5mm 
The active area is 3.00mm X 3.00mm = 9mm2 
The chip thickness is 360μm +/- 30μm 
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350μm OD wire bond is feasible, 250 μm OD wire bonds were used previously 
 
The maximum on-resistance of a single chip at various temperatures with VGS = 0V and 
ID = 10A is.  
Ron @ 25ºC = 0.0962 Ω 
Ron @ 200ºC = 0.204 Ω 
Ron @ 225ºC = 0.222 Ω 
 
The minimum single chip saturation current is Isat_min = 28A at 225ºC with VGS = 0V and 
VDS = 30V  
 
The minimum continuous single chip current @ 150ºC chip backside temperature, Icont = 
4.5A 
 
The minimum non-repetitive 10ms single chip surge current @ 150ºC chip backside 
temperature, Isurge = 19A  
 
The breakdown voltage over the temperature range from –55ºC < Tj <225ºC is greater 
than 600V 
 
The pinch off voltage over the temperature range from –55ºC < Tj <225ºC, at VDS=400V 
and a drain leakage current of Irss<0.4mA will be in the range 20V < |VGS_pinch| < 25V. 
 
The metallization is  
Backside – Au (Gold) (50nm Ti, 50nm Pt, 500nm Gold) 
Top bonding metal is 3.2μm Al (Aluminum) 
The passivation will be polyimide (no gel required). 
Things to be measured at the wafer probe at room temperature and 225ºC. The 225ºC 
data can be on a sample of devices. 
Breakdown voltage 
Pinch off voltage  
On resistance 
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8 Die Module 
 
The 8 die module maximum on-resistance at various temperatures with VGS = 0V and ID 
= 80A is. 
Ron @ 25ºC = 0.0120 Ω =12.0m Ω  
Ron @ 200ºC = 0.0256 Ω =25.6m Ω  
Ron @ 225ºC = 0.0278 Ω =27.8m Ω  
 
The maximum continuous 8 die module current @ 150ºC chip backside temperature, 
Icont_mod = 36.0A 
 
Minimum non-repetitive 10ms 8 die module surge current @ 150ºC chip backside 
temperature, Isurge_mod = 152A 
 
Minimum 8 die module saturation current is Isat_min = 225A at 225ºC, VGS = 0V, and VDS 
= 30V  
 
3 Module Switch 
 
The 3 module switch maximum on-resistance at various temperatures with VGS = 0V and 
ID = 240A is 
Ron @ 25ºC = 4.00m Ω 
Ron @ 200ºC = 8.52m Ω 
Ron @ 225ºC = 9.25m Ω 
 
The maximum continuous 3 module switch current @ 150ºC chip backside temperature, 
Icont_mod = 108A 
 
The minimum non-repetitive 10ms 3 module switch surge current @ 150ºC chip backside 
temperature, Isurge_mod = 456A  
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The minimum 3 module switch saturation current is Isat_min = 675A at 225ºC, VGS = 0V, 
and VDS = 30V 
Appendix IV. ADC0808 A/D converter  
 
The ADC0808 data acquisition component is a monolithic CMOS device with an 
8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible 
control logic. The 8-bit A/D converter uses successive approximation as the conversion 
technique [11]. The converter features a high impedance chopper stabilized comparator, a 
256R voltage divider with analog switch tree and a successive approximation register 
[11]. The 8-channel multiplexer can directly access any of 8-single-ended analog signals. 
The device eliminates the need for external zero and full-scale adjustments. Easy 
interfacing to microprocessors is provided by the latched and decoded multiplexer 
address inputs and latched TTL TRI-STATE® outputs. The design of the ADC0808 has 
been optimized by incorporating the most desirable aspects of several A/D conversion 
techniques. The ADC0808 offers high speed, high accuracy, minimal temperature 
dependence, excellent long-term accuracy and repeatability, and consumes minimal 
power [11].  
A block diagram of the ADC0808 IC is shown in Figure A-1. 
 
Figure A-1 Figure Block diagram of ADC0808 chip [11] 
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Multiplexer  
The device contains an 8-channel single-ended analog signal multiplexer. A 
particular input channel is selected by using the address decoder. Table A-1 shows the 
input states for the address lines to select any channel. The address is latched into the 
decoder on the low-to-high transition of the address latch enable signal [11]. 
Table A-1 Input states for the address lines [11] 
 
Figure A-2 shows The ADC0808 circuit with external components as used in this 
dissertation. 
  
Figure A-2 The ADC0808 circuit schematic 
Appendix V. The Versatile Fiber Optic Connection HFBR-0501  
 
The Versatile Link series is a complete family of fiber optic link components 
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for applications requiring a low cost solution. The HFBR-0501 series includes 
transmitters, receivers, connectors and cable specified for easy design. This series of 
components is ideal for solving problems with voltage isolation/insulation, EMI/RFI 
immunity or data security. The optical link design is simplified by the logic compatible 
receivers and complete specifications for each component. The key optical and electrical 
parameters of links configured with the HFBR-0501 family are fully guaranteed from 
0ºto 70ºC [12]. 
Transmitters incorporate a 660 nm LED. Receivers include a monolithic dc 
coupled, digital IC receiver with open collector Schottky output transistor. A shield has 
been integrated into the receiver IC to provide additional, localized noise immunity. 
Internal optics have been optimized for use with 1 mm diameter plastic optical fiber. 
Versatile Link specifications incorporate all connector interface losses. Therefore, optical 
calculations for common link applications are simplified [12]. 
Figure A-3 and A-4 show the schematic of transmitter and receiver, which are 
connected by optic cable. 
 
Figure A-3 HFBR-0501 transmitter schematic [12] 
 
Figure A-4 HFBR-0501 receiver schematic [12] 
Figure A-5 shows the typical HFBR-0501 5 Mb interface circuit 
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Figure A-5 typical HFBR-0501 5Mb interface circuit [12] 
Appendix VI MM74HC4316 Quad Analog Switch with Level Translator 
 
The MM74HC4316 devices are digitally controlled analog switches 
implemented in advanced silicon-gate CMOS technology [13]. These switches have low 
“ON” resistance and low “OFF” leakages. They are bidirectional switches, thus any 
analog input may be used as an output and vice-versa [13]. Three supply pins are 
provided on the MM74HC4316 to implement a level translator which enables this circuit 
to operate with 0–6V logic levels and up to ±6V analog switch levels [13]. The 
MM74HC4316 also has a common enable input in addition to each switch's control 
which when HIGH will disable all switches to their OFF state. All analog inputs and 
outputs and digital inputs are protected from electrostatic damage by diodes to VCC and 
ground [13]. 
Figure A-6 shows the MM74HC4316 connection diagram and Figure A-7 shows 
the truth table. 
  
Figure A-6 MM74HC4316 connect 
diagram [13] 
Figure A-7 MM74HC4316 truth table [13] 
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Appendix VII. Dual retriggerable monostable multivibrator 74AHC123A  
 
The 74AHC/AHCT123A are dual retriggerable monostable multivibrators with 
output pulse width control by three methods [14]. The basic pulse time is programmed by 
selection of an external resistor (REXT) and capacitor (CEXT). The external resistor and 
capacitor are normally connected as shown in Figure A-8 [14]. 
For Cext ≥ 10 nF the typical value of the pulse width tw (ms) = Rext(kW)*Cext (nF). 
 
Figure A-8 Timing component connections [14]. 
Figure A-9 shows the pin configuration of 74AHC123A and Figure A-10 shows 
the function diagram 
  
Figure A-9 Chip 74AHC123A pin 
configuration [14] 
Figure A-10 Chip 74AHC123A function 
diagram [14] 
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Appendix VIII. Thermal capacitance computation 
Area of the SiC chipAreaSiC 1.1mm2:=
CTSiC 2.247
joule
K cm3⋅
=CTSiC CpSiC ρmSiC⋅:=
Density of SiCρmSiC 3.21
gm
cm3
⋅:=
Specific heat capacity of SiCCpSiC 700
joule
K kg⋅
⋅:=
KtSiC 25K( ) 333.88
watt
m K⋅
=
KtSiC TC( )
611
TKo TC+ 115 K⋅−
W
cm
⋅:=
TKo 273 K⋅:=Tj 200 K⋅:=
Thermal conductivity of SiC at 25C. Thermal conductivity of a 
SiC changes with temperature.
KtSiC25 3.34
watt
cm K⋅
⋅:=
Silicon Carbide
Thermal resistance of the case
Copper 
KtCu 401
watt
m K⋅
⋅:= Thermal conductivity of Copper at presumably 25C. Thermal 
conductivity of a conductor is essentially constant
CpCu 389
joule
kg K⋅
⋅:= Specific heat capacity of Copper at 25C. The specific heat of a 
material is essentially constant at temperatures above room 
temperature.
ρmCu 8.96 103⋅
kg
m3
⋅:= Mass density of  Copper at 25C. Mass density of a material is 
essentially a constant for temperatures of interest.
CTCu CpCu ρmCu⋅:= CTCu 3.485
joule
K cm3⋅
=
AreaCu 0.5 0.65⋅ cm2:= Area of the copper
thCu 0.1cm:= thickness of the copper
CtCu CTCu thCu⋅ AreaCu⋅:= Thermal capacitity of  the copper
CtCu 0.113
joule
K
=
Rθcase 1.2
K
W
:=
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thSiC 0.065cm:= Thickness of the SiC chip
CtSiC CTSiC AreaSiC⋅ thSiC⋅:= Thermal capacitance of the SiC chip
CtSiC 1.607 10 3−×
joule
K
=
RθSiC
thSiC
KtSiC 26K( ) AreaSiC⋅
:= Thermal resistance of the SiC chip
RθSiC 1.779
K
W
=
τchip 5 RθSiC⋅ CtSiC⋅:= Computed Time Constant of  SiC chip
τchip 0.014 s=
Computed Time Constant of the case
τcase 5 Rθcase⋅ CtCu⋅:=
τcase 0.68 s=  
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